imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



General Description

The MAX1777/MAX1977/MAX1999 dual step-down, switch-mode power-supply (SMPS) controllers generate logic-supply voltages in battery-powered systems. The MAX1777/MAX1977/MAX1999 include two pulse-width modulation (PWM) controllers, adjustable from 2V to 5.5V or fixed at 5V and 3.3V. These devices feature two linear regulators providing 5V and 3.3V always-on outputs. Each linear regulator provides up to 100mA output current with automatic linear regulator bootstrapping to the main SMPS outputs. The MAX1777/MAX1977/MAX1999 include on-board power-up sequencing, a power-good (PGOOD) output, digital soft-start, and internal soft-stop output discharge that prevents negative voltages on shutdown.

Maxim's proprietary Quick-PWM[™] quick-response, constant on-time PWM control scheme operates without sense resistors and provides 100ns response to load transients while maintaining a relatively constant switching frequency. The unique ultrasonic pulse-skipping mode maintains the switching frequency above 25kHz, which eliminates noise in audio applications. Other features include pulse skipping, which maximizes efficiency in light-load applications, and fixed-frequency PWM mode, which reduces RF interference in sensitive applications.

The MAX1777 features a 200kHz/5V and 300kHz/3.3V SMPS for highest efficiency, while the MAX1977 features a 400kHz/5V and 500kHz/3.3V SMPS for "thin and light" applications. The MAX1999 provides a pin-selectable switching frequency, allowing either 200kHz/300kHz or 400kHz/500kHz operation of the 5V/3.3V SMPSs, respectively. The MAX1777/MAX1977/MAX1999 are available in 28-pin QSOP packages and operate over the extended temperature range (-40°C to +85°C). The MAX1777/MAX1999 are available in lead-free packages.

Applications

Notebook and Subnotebook Computers PDAs and Mobile Communication Devices 3- and 4-Cell Li+ Battery-Powered Devices

Quick-PWM and Dual Mode are trademarks of Maxim Integrated Products, Inc.

Pin Configurations continued at end of data sheet.

_Features

No Current-Sense Resistor Needed (MAX1999)

MXXIM

- ♦ Accurate Current Sense with Current-Sense Resistor (MAX1777/MAX1977)
- 1.5% Output Voltage Accuracy
- 3.3V and 5V 100mA Bootstrapped Linear Regulators
- Internal Soft-Start and Soft-Stop Output Discharge
- Quick-PWM with 100ns Load Step Response
- ◆ 3.3V and 5V Fixed or Adjustable Outputs (Dual Mode™)
- ♦ 4.5V to 24V Input Voltage Range
- Ultrasonic Pulse-Skipping Mode (25kHz min)
- Power-Good (PGOOD) Signal
- Overvoltage Protection Enable/Disable

_Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	5V/3V SWITCHING FREQUENCY
MAX1777EEI	-40°C to +85°C	28 QSOP	200kHz/300kHz
MAX1777EEI+	-40°C to +85°C	28 QSOP	200kHz/300kHz
MAX1977EEI	-40°C to +85°C	28 QSOP	400kHz/500kHz
MAX1977EEI+	-40°C to +85°C	28 QSOP	400kHz/500kHz
MAX1999EEI	-40°C to +85°C	28 QSOP	200kHz/300kHz or 400kHz/500kHz
MAX1999EEI+	-40°C to +85°C	28 QSOP	200kHz/300kHz or 400kHz/500kHz

+Denotes lead-free package.

Pin Configurations



For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642. or visit Maxim's website at www.maxim-ic.com.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V+, SHDN to GND0.3V to +25V
BST_ to GND0.3V to +30V
LX_to BST6V to +0.3V
CS_ to GND (MAX1777/MAX1977 only)2V to +6V
V _{CC} , LDO5, LDO3, OUT3, OUT5, ON3, ON5, REF,
FB3, FB5, SKIP, PRO, PGOOD to GND0.3V to +6V
DH3 to LX30.3V to (V _{BST3} + 0.3V)
DH5 to LX50.3V to (V _{BST5} + 0.3V)
ILIM3, ILIM5 to GND0.3V to $(V_{CC} + 0.3V)$
DL3, DL5 to GND0.3V to (V _{LDO5} + 0.3V)
TON to GND (MAX1999 only)0.3V to +6V

LDO3, LDO5, REF Short Circuit to GNDMomentary LDO3 Current (Internal Regulator) Continuous+100mA LDO3 Current (Switched Over to OUT3) Continuous+200mA LDO5 Current (Internal Regulator) Continuous+100mA LDO5 Current (Switched Over to OUT5) Continuous+200mA Continuous Power Dissipation

28-Pin QSOP (derate 10.8mW/°C above	+70°C)860mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1 and Figure 2, no load on LDO5, LDO3, OUT3, OUT5, and REF, V+ = 12V, ON3 = ON5 = V_{CC}, V_{SHDN} = 5V, T_A = 0°C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	COND	ITIONS	MIN	ТҮР	MAX	UNITS	
MAIN SMPS CONTROLLERS							
V. Input Voltago Pango	LDO5 in regulation		6		24	V	
v+ input voltage hange	$V_{+} = LDO5, V_{OUT5} < 4.43V$		4.5		5.5	v	
3.3V Output Voltage in Fixed Mode	V+ = 6V to 24V, FB3 = GND,	$V_{\overline{SKIP}} = 5V$	3.285	3.330	3.375	V	
5V Output Voltage in Fixed Mode	V+ = 6V to 24V, FB5 = GND, MAX1777/MAX1999 (TON =	V _{SKIP} = 5V, V _{CC})	4 975	5 050	5 1 2 5	V	
5 Oulput Voltage III Fixed Mode	V+ = 7V to 24V, FB5 = GND, MAX1977/MAX1999 (TON =	V _{SKIP} = 5V, GND)	4.975	5.050	5.125	v	
Output Voltage in Adjustable Mode	$V_{+} = 6V$ to 24V, either SMPS		1.975	2.00	2.025	V	
Output Voltage Adjust Range	Either SMPS		2.0		5.5	V	
FB3, FB5 Adjustable-Mode Threshold Voltage	Dual-mode comparator		0.1		0.2	V	
	Either SMPS, $V_{\overline{SKIP}}$ = 5V, 0 to 5A			-0.1			
DC Load Regulation	Either SMPS, \overline{SKIP} = GND, 0 to 5A			-1.5		%	
	Either SMPS, $V_{\overline{SKIP}} = 2V$, 0 to 5A			-1.7			
Line Regulation	Either SMPS, 6V < V+ < 24V			0.005		%/V	
Current-Limit Threshold (Positive, Default)	ILIM_= V _{CC} , GND - CS_(MA GND - LX_(MAX1999)	AX1777/MAX1977),	93	100	107	mV	
	GND - CS	$V_{ILIM} = 0.5V$	40	50	60		
(Positive Adjustable)	(MAX1777/MAX1977),	$V_{ILIM} = 1V$	93	100	107	mV	
	GND - LX_ (MAX1999)	$V_{ILIM} = 2V$	185	200	215		
Zero-Current Threshold	$\overline{SKIP} = GND, ILIM_ = V_{CC}, GND - CS_{(MAX1777/MAX1977)}, GND - LX_{(MAX1999)}$			3		mV	
Current-Limit Threshold (Negative, Default)	$\overline{SKIP} = ILIM_ = V_{CC}, GND - CS_(MAX1777/MAX1977),$ GND - LX_(MAX1999)			-120		mV	
Soft-Start Ramp Time	Zero to full limit			1.7		ms	

///XI/M

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1 and Figure 2, no load on LDO5, LDO3, OUT3, OUT5, and REF, $V_{+} = 12V$, ON3 = ON5 = V_{CC} , $V_{\overline{SHDN}} = 5V$, **TA = 0°C to +85°C**, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER	CON	DITIONS	MIN	ТҮР	MAX	UNITS		
	MAX1777 or MAX1999	5V SMPS		200				
	$(V_{TON} = 5V), \overline{SKIP} = V_{CC}$	3.3V SMPS		300				
Operating Frequency	MAX1977 or MAX1999	5V SMPS		400		kHz		
	$(V_{TON} = 0), \overline{SKIP} = V_{CC}$	3.3V SMPS		500				
	SKIP = REF		25	36				
	MAX1777 or MAX1999	$V_{OUT5} = 5.05V$	1.895	2.105	2.315			
On Time Pulse Width	$(V_{TON} = 5V)$	V _{OUT3} = 3.33V	0.833	0.925	1.017			
	MAX1977 or MAX1999	$V_{OUT5} = 5.05V$	0.895	1.052	1.209	μs		
	$(V_{TON} = 0)$	V _{OUT3} = 3.33V	0.475	0.555	0.635			
Minimum Off-Time			250	300	350	ns		
	MAX1777 or MAX1999	V _{OUT5} = 5.05V		94				
Maximum Duty Cycle	$(V_{TON} = 5V)$	V _{OUT3} = 3.33V		91		0/		
	MAX1977 or MAX1999	V _{OUT5} = 5.05V		88		%		
	$(V_{TON} = 0)$	V _{OUT3} = 3.33V		85				
INTERNAL REGULATOR AND RE	INTERNAL REGULATOR AND REFERENCE							
LDO5 Output Voltage	ON3 = ON5 = GND, 6V < \	ON3 = ON5 = GND, 6V < V+ < 24V, 0 < I _{LDO5} < 100mA		5.00	5.10	V		
LDO5 Short-Circuit Current	LDO5 = GND			190		mA		
LDO5 Undervoltage Lockout Fault Threshold	Falling edge of LDO5, hyste	Falling edge of LDO5, hysteresis = 1%			4.3	v		
LDO5 Bootstrap Switch Threshold	Falling edge of OUT5, rising edge at OUT5 regulation point		4.43	4.56	4.69	v		
LDO5 Bootstrap Switch Resistance	LDO5 to OUT5, $V_{OUT5} = 5V_{OUT5}$	LDO5 to OUT5, V _{OUT5} = 5V		1.4	3.2	Ω		
LDO3 Output Voltage	ON3 = ON5 = GND, 6V < \	/+ < 24V, 0 < I _{LDO3} < 100mA	3.28	3.35	3.42	V		
LDO3 Short-Circuit Current	LDO3 = GND			180		mA		
LDO3 Bootstrap Switch Threshold	Falling edge of OUT3, rising point	g edge at OUT3 regulation	2.80	2.91	3.02	v		
LDO3 Bootstrap Switch Resistance	LDO3 to OUT3, $V_{OUT3} = 3$.	2V		1.5	3.5	Ω		
REF Output Voltage	No external load		1.980	2.000	2.020	V		
REF Load Regulation	0 < I _{LOAD} < 50μA				10	mV		
REF Sink Current	REF in regulation	REF in regulation				μA		
V+ Operating Supply Current	LDO5 switched over to OU	LDO5 switched over to OUT5, 5V SMPS		25	50	μA		
V+ Standby Supply Current	$V_{+} = 6V$ to 24V, both SMPSs off, includes ISHDN			150	250	μA		
V+ Shutdown Supply Current	V+ = 4.5V to 24V			6	15	μA		
Quiescent Power Consumption	Both SMPSs on, FB3 = FB5 3.5V, V _{OUT5} = 5.3V		3	4.5	mW			
FAULT DETECTION	•		•					
Overvoltage Trip Threshold	FB3 or FB5 with respect to	nominal regulation point	+8	+11	+14	%		

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1 and Figure 2, no load on LDO5, LDO3, OUT3, OUT5, and REF, V+ = 12V, ON3 = ON5 = V_{CC}, V_{SHDN} = 5V, T_A = 0°C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Overvoltage Fault Propagation Delay	FB3 or FB5 delay with 50mV overdrive		10		μs	
PGOOD Threshold	FB3 or FB5 with respect to nominal output, falling edge, typical hysteresis = 1%	-12	-9.5	-7	%	
PGOOD Propagation Delay	Falling edge, 50mV overdrive		10		μs	
PGOOD Output Low Voltage	I _{SINK} = 4mA			0.3	V	
PGOOD Leakage Current	High state, forced to 5.5V			1	μA	
Thermal Shutdown Threshold			160		°C	
Output Undervoltage Shutdown Threshold	FB3 or FB5 with respect to nominal output voltage	65	70	75	%	
Output Undervoltage Shutdown Blanking Time	From ON_signal	10	22	35	ms	
INPUTS AND OUTPUTS						
Feedback Input Leakage Current	$V_{FB3} = V_{FB5} = 2.2V$	-200	+40	+200	nA	
	Low level			0.6	V	
FNO liiput voitage	High level	1.5			v	
	Low level			0.8	V	
SKIP Input Voltage	Float level	1.7		2.3		
	High level	2.4				
TON Input Voltage	Low level			0.8	v	
Tort input voltage	High level	2.4			• 	
	Clear fault level/SMPS off level			0.8		
ON3, ON5 Input Voltage	Delay start level	1.7		2.3	V	
	SMPS on level	2.4				
	$V_{\overline{PRO}}$ or $V_{TON} = 0$ or $5V$	-1		+1		
	V _{ON} _= 0 or 5V	-2		+2		
Input Leakage Current	V _{SKIP} = 0 or 5V	-1		+1	μА	
input Loakago Garrent	$V_{\overline{SHDN}} = 0 \text{ or } 24V$	-1		+1	μ	
	V _{CS} = 0 or 5V	-2		+2		
	VILIM3, VILIM5 = 0 or 2V	-0.2		+0.2		
SHDN Input Trip Level	Rising edge	1.2	1.6	2.0	v	
	Falling edge	0.96	1.00	1.04		
DH_Gate-Driver Sink/Source Current	DH3, DH5 forced to 2V		2		А	
DL_Gate-Driver Source Current	DL3 (source), DL5 (source), forced to 2V		1.7		Α	
DL_Gate-Driver Sink Current	DL3 (sink), DL5 (sink), forced to 2V		3.3		А	
DH_Gate-Driver On-Resistance	BST - LX_forced to 5V		1.5	4.0	Ω	
DI Gate-Driver On-Resistance	DL_, high state (pullup)		2.2	5.0	0	
	DL_, low state (pulldown)		0.6	1.5	22	

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1 and Figure 2, no load on LDO5, LDO3, OUT3, OUT5, and REF, V+ = 12V, ON3 = ON5 = V_{CC}, V_{SHDN} = 5V, T_A = 0°C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
OUT3, OUT5 Discharge-Mode On-Resistance			12	40	Ω
OUT3, OUT5 Discharge-Mode Synchronous Rectifier Turn-On Level		0.2	0.3	0.4	v

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1 and Figure 2, no load on LDO5, LDO3, OUT3, OUT5, and REF, V+ = 12V, ON3 = ON5 = V_{CC}, $V_{\overline{SHDN}} = 5V$, T_A = -40°C to +85°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS			ТҮР	MAX	UNITS		
MAIN SMPS CONTROLLERS								
V. Innut Veltere Dense	LDO5 in regulation		6		24	V		
v+ input voltage Range	V+ = LDO5, V _{OUT5} < 4.41V		4.5		5.5	v		
3.3V Output Voltage in Fixed Mode	V+ = 6V to 24V, FB3 = GNE	$V, V \overline{SKIP} = 5V$	3.27		3.39	V		
5V Output Voltage in Fixed Mode	V+ = 6V to 24V, FB5 = GNE MAX1777/MAX1999 (TON =	D, V <u>skip</u> = 5V, = V _{CC})	4 95		5 1 5	V		
SV Oulput voltage in Tixed Node	V+ = 7V to 24V, FB5 = GNI MAX1977/MAX1999 (TON =	D, V <u>skip</u> = 5V, = GND)	4.95		5.15	v		
Output Voltage in Adjustable Mode	V+ = 6V to 24V, either SMP	V+ = 6V to 24V, either SMPS			2.03	V		
Output Voltage Adjust Range	Either SMPS		2.0		5.5	V		
FB3, FB5 Adjustable-Mode Threshold Voltage	Dual-mode comparator		0.1		0.2	V		
Current-Limit Threshold (Positive, Default)	ILIM_= V _{CC} , GND - CS_(MAX1777/MAX1977), GND - LX_(MAX1999)		90		110	mV		
	GND - CS	$V_{ILIM} = 0.5V$	40		60	mV		
(Positive Adjustable)	(MAX1777/MAX1977),	$V_{ILIM} = 1V$	90		110			
	GND - LX_ (MAX1999)	V _{ILIM} = 2V	180		220			
	MAX1777 or MAX1999	$V_{OUT5} = 5.05V$	1.895		2.315			
On Time Pulse Width	$(V_{TON} = 5V)$	V _{OUT3} = 3.33V	0.833		1.017			
	MAX1977 or MAX1999	$V_{OUT5} = 5.05V$	0.895		1.209	μο		
	$(V_{TON} = 0)$	V _{OUT3} = 3.33V	0.475		0.635			
Minimum Off-Time					400	ns		
INTERNAL REGULATOR AND REFERENCE								
LDO5 Output Voltage	ON3 = ON5 = GND, 6V < V	/+ < 24V, 0 < I _{LDO5} < 100mA	4.90		5.10	V		
LDO5 Undervoltage Lockout Fault Threshold	Falling edge of LDO5, hyste	eresis = 1%	3.7		4.3	V		

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1 and Figure 2, no load on LDO5, LDO3, OUT3, OUT5, and REF, V+ = 12.0.V, ON3 = ON5 = V_{CC}, $V_{SHDN} = 5V$, T_A = -40°C to +85°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
LDO5 Bootstrap Switch Threshold	Falling edge of OUT5, rising edge at OUT5 regulation point	4.43		4.69	V
LDO5 Bootstrap Switch Resistance	LDO5 to OUT5, V _{OUT5} = 5V			3.2	Ω
LDO3 Output Voltage	ON3 = ON5 = GND, $6V < V_{+} < 24V$, $0 < I_{LDO3} < 100mA$	3.27		3.43	V
LDO3 Bootstrap Switch Threshold	Falling edge of OUT3, rising edge at OUT3 regulation point	2.80		3.02	V
LDO3 Bootstrap Switch Resistance	LDO3 to OUT3, V _{OUT3} = 3.2V			3.5	Ω
REF Output Voltage	No external load	1.975		2.025	V
REF Load Regulation	0 < Ι _{LOAD} < 50μΑ			10	mV
REF Sink Current	REF in regulation	10			μA
V+ Operating Supply Current	LDO5 switched over to OUT5, 5V SMPS			50	μA
V+ Standby Supply Current	V+ = 6V to 24V, both SMPSs off, includes I_{SHDN}			300	μA
V+ Shutdown Supply Current	V+ = 4.5V to 24V			15	μA
Quiescent Power Consumption	Both SMPSs on, FB3 = FB5 = \overline{SKIP} = GND, V _{OUT3} = 3.5V, V _{OUT5} = 5.3V			4.5	mW
FAULT DETECTION					
Overvoltage Trip Threshold	FB3 or FB5 with respect to nominal regulation point	+8		+14	%
PGOOD Threshold	FB3 or FB5 with respect to nominal output, falling edge, typical hysteresis = 1%	-12		-7	%
PGOOD Output Low Voltage	I _{SINK} = 4mA			0.3	V
PGOOD Leakage Current	High state, forced to 5.5V			1	μA
Output Undervoltage Shutdown Threshold	FB3 or FB5 with respect to nominal output voltage	65		75	%
Output Undervoltage Shutdown Blanking Time	From ON_ signal	10		40	ms
INPUTS AND OUTPUTS					
Feedback Input Leakage Current	$V_{FB3} = V_{FB5} = 2.2V$	-200		+200	nA
PPO Input Voltago	Low level			0.6	V
The input voltage	High level	1.5			v
	Low level			0.8	
SKIP Input Voltage	Float level	1.7		2.3	V
	High level	2.4			
	Low level			0.8	V
ion input voltage	High level	2.4			v

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1 and Figure 2, no load on LDO5, LDO3, OUT3, OUT5, and REF, V+ = 12.0.V, ON3 = ON5 = V_{CC}, $V_{\overline{SHDN}}$ = 5V, T_A = -40°C to +85°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
	Clear fault level/SMPS off level			0.8		
ON3, ON5 Input Voltage	Delay start level	1.7		2.3	V	
	SMPS on level	2.4				
	$V_{\overline{PRO}}$ or $V_{TON} = 0$ or $5V$	-1		+1		
	V _{ON} _= 0 or 5V	-1		+1		
Input Lookago Current	$V_{\overline{SKIP}} = 0 \text{ or } 5V$	-2		+2		
Input Leakage Current	$V_{\overline{SHDN}} = 0 \text{ or } 24V$	-1		+1	μΑ	
	V _{CS} _= 0 or 5V	-2		+2		
	VILIM3, VILIM5 = 0 or 2V	-0.2		+0.2		
	Rising edge	1.2		2.0		
	Falling edge	0.96		1.04	v	
DH_Gate-Driver On-Resistance	BST - LX_forced to 5V			4.0	Ω	
DL Cata Driver On Pagistoneo	DL_, high state (pullup)			5.0		
DL_Gale-Driver On-Resistance	DL_, low state (pulldown)			1.5	Ω	
OUT3, OUT5 Discharge-Mode On-Resistance				40	Ω	
OUT3, OUT5 Discharge-Mode Synchronous Rectifier Turn-On Level		0.2		0.4	V	

Note 1: Specifications to -40°C are guaranteed by design, not production tested.

(Circuit of Figure 1 and Figure 2, no load on LDO5, LDO3, OUT3, OUT5, and REF, V+ = 12V, ON3 = ON5 = V_{CC}, SHDN = V+,

Typical Operating Characteristics



Typical Operating Characteristics (continued)

(Circuit of Figure 1 and Figure 2, no load on LDO5, LDO3, OUT3, OUT5, and REF, V₊ = 12V, ON3 = ON5 = V_{CC}, $\overline{SHDN} = V_+$, R_{CS} = 7m Ω , V_{ILIM} = 0.5V, T_A = +25°C, unless otherwise noted.)



9



_Typical Operating Characteristics (continued)

(Circuit of Figure 1 and Figure 2, no load on LDO5, LDO3, OUT3, OUT5, and REF, V+ = 12V, ON3 = ON5 = V_{CC}, $\overline{SHDN} = V_+$, R_{CS} = 7m Ω , V_{ILIM} = 0.5V, T_A = +25°C, unless otherwise noted.)





Pin Description

PIN			
MAX1777 MAX1977	MAX1999	NAME	FUNCTION
1	_	CS3	3.3V SMPS Current-Sense Input. Connect CS3 to a current-sensing resistor from the source of the synchronous rectifier to GND. The voltage at ILIM3 determines the current-limit threshold (see the <i>Current-Limit (ILIM) Circuit</i> section).
—	1	N.C.	No Connection. Not internally connected.
2	2	PGOOD	Power-Good Output. PGOOD is an open-drain output that is pulled low if either output is disabled or is more than 10% below its nominal value.
3	3	ON3	3.3V SMPS Enable Input. The 3.3V SMPS is enabled if ON3 is greater than the SMPS on level and disabled if ON3 is less than the SMPS off level. If ON3 is connected to REF, the 3.3V SMPS starts after the 5V SMPS reaches regulation (delay start). Drive ON3 below the clear fault level to reset the fault latches.
4	4	ON5	5V SMPS Enable Input. The 5V SMPS is enabled if ON5 is greater than the SMPS on level and disabled if ON5 is less than the SMPS off level. If ON5 is connected to REF, the 5V SMPS starts after the 3.3V SMPS reaches regulation (delay start). Drive ON5 below the clear fault level to reset the fault latches.
5	5	ILIM3	3.3V SMPS Current-Limit Adjustment. The GND-LX current-limit threshold defaults to 100mV if ILIM3 is tied to V _{CC} . In adjustable mode, the current-limit threshold is 1/10th the voltage seen at ILIM3 over a 0.5V to 3V range. The logic threshold for switchover to the 100mV default value is approximately V _{CC} - 1V. Connect ILIM3 to REF for a fixed 200mV threshold.
6	6	SHDN	Shutdown Control Input. The device enters its 6µA supply current shutdown mode if $V_{\overline{SHDN}}$ is less than the \overline{SHDN} input falling edge trip level and does not restart until $V_{\overline{SHDN}}$ is greater than the \overline{SHDN} input rising edge trip level. Connect \overline{SHDN} to V+ for automatic startup. \overline{SHDN} can be connected to V+ through a resistive voltage-divider to implement a programmable undervoltage lockout.
7	7	FB3	3.3V SMPS Feedback Input. Connect FB3 to GND for fixed 3.3V operation. Connect FB3 to a resistive voltage-divider from OUT3 to GND to adjust the output from 2V to 5.5V.
8	8	REF	$2V$ Reference Output. Bypass to GND with a 0.22μ F (min) capacitor. REF can source up to 100μ A for external loads. Loading REF degrades FB_ and output accuracy according to the REF load-regulation error.
9	9	FB5	5V SMPS Feedback Input. Connect FB5 to GND for fixed 5V operation. Connect FB5 to a resistive voltage-divider from OUT5 to GND to adjust the output from 2V to 5.5V.
10	10	PRO	Overvoltage and Undervoltage Fault Protection Enable/Disable. Connect \overline{PRO} to V _{CC} to disable undervoltage and overvoltage protection. Connect \overline{PRO} to GND to enable undervoltage and overvoltage protection (see the <i>Fault Protection</i> section).
11	11	ILIM5	5V SMPS Current-Limit Adjustment. The GND-LX current-limit threshold defaults to 100mV if ILIM5 is tied to V_{CC} . In adjustable mode, the current-limit threshold is 1/10th the voltage seen at ILIM5 over a 0.5V to 3V range. The logic threshold for switchover to the 100mV default value is approximately V_{CC} - 1V. Connect ILIM5 to REF for a fixed 200mV threshold.
12	12	SKIP	Low-Noise Mode Control. Connect \overline{SKIP} to GND for normal idle-mode (pulse-skipping) operation or to V _{CC} for PWM mode (fixed frequency). Connect to REF or leave floating for ultrasonic mode (pulse skipping, 25kHz minimum).

Pin Description (continued)

PIN					
MAX1777 MAX1977	MAX1999	NAME	FUNCTION		
13		CS5	5V SMPS Current-Sense Input. Connect CS5 to a current-sensing resistor from the source of the synchronous rectifier to GND. The voltage at ILIM5 determines the current-limit threshold (see the <i>Current-Limit Circuit</i> section).		
	13	TON	Frequency Select Input. Connect to V _{CC} for 200kHz/300kHz operation and to GND for 400kHz/500kHz operation (5V/3.3V SMPS switching frequencies, respectively).		
14	14	BST5	Boost Flying Capacitor Connection for 5V SMPS. Connect to an external capacitor and diode according to the <i>Typical Application Circuits</i> (Figure 1 and Figure 2). See the <i>MOSFET Gate Drivers (DH_, DL_)</i> section.		
15	15	LX5	Inductor Connection for 5V SMPS. LX5 is the internal lower supply rail for the DH5 high-side gate driver. LX5 is the current-sense input for the 5V SMPS (MAX1999 only).		
16	16	DH5	High-Side MOSFET Floating Gate-Driver Output for 5V SMPS. DH5 swings from LX5 to BST5.		
17	17	Vcc	Analog Supply Voltage Input for PWM Core. Connect V _{CC} to the system supply voltage with a series 50Ω resistor. Bypass to GND with a 1µF ceramic capacitor.		
18	18	LDO5	5V Linear-Regulator Output. LDO5 is the gate-driver supply for the external MOSFETs. LDO5 can provide a total of 100mA, including MOSFET gate-drive requirements and external loads. The internal load depends on the choice of MOSFET and switching frequency (see the <i>Reference and Linear Regulators (REF, LDO5, and LDO3)</i> section). If OUT5 is greater than the LDO5 bootstrap switch threshold, the LDO5 regulator shuts down and the LDO5 pin connects to OUT5 through a 1.4Ω switch. Bypass LDO5 with a minimum of 4.7µF. Use an additional 1µF per 5mA of load.		
19	19	DL5	5V SMPS Synchronous Rectifier Gate-Drive Output. DL5 swings between GND and LDO5.		
20	20	V+	Power-Supply Input. V+ powers the LDO5/LDO3 linear regulators and is also used for the Quick-PWM on-time one-shot circuits. Connect V+ to the battery input through a 4Ω resistor and bypass with a 4.7μ F capacitor.		
21	21	OUT5	5V SMPS Output Voltage-Sense Input. Connect to the 5V SMPS output. OUT5 is an input to the Quick-PWM on-time one-shot circuit. It also serves as the 5V feedback input in fixed-voltage mode. If OUT5 is greater than the LDO5 bootstrap-switch threshold, the LDO5 linear regulator shuts down and LDO5 connects to OUT5 through a 1.4Ω switch.		
22	22	OUT3	3.3V SMPS Output Voltage-Sense Input. Connect to the 3.3V SMPS output. OUT3 is an input to the Quick-PWM on-time one-shot circuit. It also serves as the 3V feedback input in fixed-voltage mode. If OUT3 is greater than the LDO3 bootstrap-switch threshold, the LDO3 linear regulator shuts down and LDO3 connects to OUT3 through a 1.5Ω switch.		
23	23	GND	Analog and Power Ground		
24	24	DL3	3.3V SMPS Synchronous-Rectifier Gate-Drive Output. DL3 swings between GND and LDO5.		
25	25	LDO3	3.3V Linear-Regulator Output. LDO3 can provide a total of 100mA to external loads. If OUT3 is greater than the LDO3 bootstrap-switch threshold, the LDO3 regulator shuts down and the LDO3 pin connects to OUT3 through a 1.5 Ω switch. Bypass LDO3 with a minimum of 4.7 μ F. Use an additional 1 μ F per 5mA of load.		
26	26	DH3	High-Side MOSFET Floating Gate-Driver Output for 3.3V SMPS. DH3 swings from LX3 to BST3.		
27	27	LX3	Inductor Connection for 3.3V SMPS. LX3 is the current-sense input for the 3.3V SMPS (MAX1999 only).		
28	28	BST3	Boost Flying Capacitor Connection for 3.3V SMPS. Connect to an external capacitor and diode according to the <i>Typical Application Circuits</i> (Figure 1 and Figure 2). See the <i>MOSFET Gate Drivers (DH_, DL_)</i> section.		

Typical Application Circuit

The typical application circuits (Figures 1 and 2) generate the 5V/5A and 3.3V/5A main supplies in a notebook computer. The input supply range is 7V to 24V. Table 1 lists component suppliers.

Detailed Description

The MAX1777/MAX1977/MAX1999 dual-buck, BiCMOS, switch-mode power-supply controllers generate logic supply voltages for notebook computers. The MAX1777/MAX1977/MAX1999 are designed primarily for battery-powered applications where high-efficiency and low-quiescent supply current are critical. The MAX1777 is optimized for highest efficiency with a 5V/200kHz SMPS and a 3.3V/300kHz SMPS, while the

Table 1. Component Suppliers

MANUFACTURER	PHONE	FACTORY FAX	
Central Semiconductor	516-435-1110	516-435-1824	
Dale-Vishay	402-564-3131	402-563-6418	
Fairchild	408-721-2181	408-721-1635	
International Rectifier	310-322-3331	310-322-3332	
NIEC (Nihon)	805-843-7500	847-843-2798	
Sanyo	619-661-6835	619-661-1055	
Sprague	603-224-1961	603-224-1430	
Sumida	847-956-0666	847-956-0702	
Taiyo Yuden	408-573-4150	408-573-4159	
TDK	847-390-4461	847-390-4405	



Figure 1. MAX1777/MAX1977 Typical Application Circuit



Figure 2. MAX1999 Typical Application Circuit



MAX1977 is optimized for "thin and light" applications with a 5V/400kHz SMPS and a 3.3V/500kHz SMPS. The MAX1999 provides a pin-selectable switching frequency, allowing either 200kHz/300kHz or 400kHz/500kHz operation of the 5V/3.3V SMPSs, respectively.

Light-load efficiency is enhanced by automatic Idle Mode[™] operation, a variable-frequency pulse-skipping mode that reduces transition and gate-charge losses.

Each step-down, power-switching circuit consists of two N-channel MOSFETs, a rectifier, and an LC output filter. The output voltage is the average AC voltage at the switching node, which is regulated by changing the duty cycle of the MOSFET switches. The gate-drive signal to the N-channel high-side MOSFET must exceed the battery voltage, and is provided by a flying-capacitor boost circuit that uses a 100nF capacitor connected to BST_.



Figure 3. Detailed Functional Diagram

Idle Mode is a trademark of Maxim Integrated Products, Inc.

M/IXI/M

Each PWM controller consists of a Dual Mode feedback network and multiplexer, a multi-input PWM comparator, high-side and low-side gate drivers, and logic. The MAX1777/MAX1977/MAX1999 contain fault-protection circuits that monitor the main PWM outputs for undervoltage and overvoltage conditions. A power-on sequence block controls the power-up timing of the main PWMs and monitors the outputs for undervoltage faults. The MAX1777/MAX1977/MAX1999 include 5V and 3.3V linear regulators. Bias generator blocks include the 5V (LDO5) linear regulator, 2V precision reference, and automatic bootstrap switchover circuit.



Figure 4. PWM Controller (One Side Only)



These internal blocks are not powered directly from the battery. Instead, the 5V (LDO5) linear regulator steps down the battery voltage to supply both internal circuit-ry and the gate drivers. The synchronous-switch gate drivers are directly powered from LDO5, while the high-side switch gate drivers are indirectly powered from LDO5 through an external diode-capacitor boost circuit. An automatic bootstrap circuit turns off the 5V linear regulator and powers the device from OUT5 when OUT5 is above 4.56V.

Free-Running, Constant On-Time PWM Controller with Input Feed Forward

The Quick-PWM control architecture is a pseudo-fixedfrequency, constant on-time, current-mode type with voltage feedforward. The Quick-PWM control architecture relies on the output ripple voltage to provide the PWM ramp signal, thus the output filter capacitor's ESR acts as a current-feedback resistor. The high-side switch on-time is determined by a one-shot whose period is inversely proportional to input voltage and directly proportional to output voltage. Another one-shot sets a minimum off-time (300ns typ). The on-time one-shot triggers when the following conditions are met: the error comparator is low, the synchronous rectifier current is below the current-limit threshold, and the minimum offtime one-shot has timed out.

On-Time One-Shot (ton)

Each PWM core includes a one-shot that sets the highside switch on-time for each controller. Each fast, lowjitter, adjustable one-shot includes circuitry that varies the on-time in response to battery and output voltage. The high-side switch on-time is inversely proportional to the battery voltage as measured by the V+ input, and proportional to the output voltage. This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The benefit of a constant switching frequency is the frequency can be selected to avoid noise-sensitive frequency regions:

See Table 2 for approximate K-factors. The constant 0.075V is an approximation to account for the expected drop across the synchronous-rectifier switch. Switching frequency increases as a function of load current due to the increasing drop across the synchronous rectifier, which causes a faster inductor-current discharge ramp.

On-times translate only roughly to switching frequencies. The on-times guaranteed in the *Electrical Characteristics* are influenced by switching delays in the external high-side power MOSFET. Also, the dead-time effect increases the effective on-time, reducing the switching frequency. It occurs only in PWM mode (SKIP = V_{CC}) and during dynamic output voltage transitions when the inductor current reverses at light or negative load currents. With reversed inductor current, the inductor's EMF causes LX to go high earlier than normal, extending the on-time by a period equal to the DH-rising dead time.

For loads above the critical conduction point, the actual switching frequency is:

$$f = \frac{V_{OUT} + V_{DROP1}}{t_{ON}(V + + V_{DROP2})}$$

where V_{DROP1} is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PC board resistances; V_{DROP2} is the sum of the parasitic voltage drops in the charging path, including high-side switch, inductor, and PC board resistances, and ton is the on-time calculated by the MAX1777/MAX1977/MAX1999.

Automatic Pulse-Skipping Switchover (Idle Mode)

In Idle Mode ($\overline{SKIP} = GND$), an inherent automatic switchover to PFM takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between con-

SMPS	SWITCHING FREQUENCY (kHz)	K-FACTOR (μs)	APPROXIMATE K- FACTOR ERROR (%)
MAX1777/MAX1999 (t _{ON} = V _{CC}), 5V	200	5.0	±10
MAX1777/MAX1999 (t _{ON} = V _{CC}), 3.3V	300	3.3	±10
MAX1977/MAX1999 (t _{ON} = GND), 5V	400	2.5	±10
MAX1977/MAX1999 (t _{ON} = GND), 3.3V	500	2.0	±10

Table 2. Approximate K-Factor Errors

tinuous and discontinuous inductor-current operation (also known as the critical conduction point):

$$I_{\text{LOAD(SKIP)}} = \frac{K \times V_{\text{OUT}}}{2 \times L} \left(\frac{V + - V_{\text{OUT}}}{V +} \right)$$

where K is the on-time scale factor (see the *On-Time One-Shot* (*t*_{ON}) section). The load-current level at which PFM/PWM crossover occurs, I_{LOAD}(SKIP), is equal to 1/2 the peak-to-peak ripple current, which is a function of the inductor value (Figure 5). For example, in the MAX1777 typical application circuit with V_{OUT2} = 5V, V₊ = 12V, L = 7.6µH, and K = 5µs, switchover to pulse-skipping operation occurs at I_{LOAD} = 0.96A or about 1/5 full load. The crossover point occurs at an even lower value if a swinging (soft-saturation) inductor is used.

The switching waveforms may appear noisy and asynchronous when light loading causes pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs. light-load efficiency are made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. Penalties for using higher inductor values include larger physical size and degraded load-transient response (especially at low input voltage levels).

DC output accuracy specifications refer to the trip level of the error comparator. When the inductor is in continuous conduction, the output voltage has a DC regulation higher than the trip level by 50% of the ripple. In discontinuous conduction ($\overline{SKIP} = GND$, light load), the output voltage has a DC regulation higher than the trip level by approximately 1.5% due to slope compensation.



Figure 5. Pulse- Skipping/Discontinuous Crossover Point

Forced-PWM Mode

The low-noise, forced-PWM ($\overline{\text{SKIP}} = \text{V}_{\text{CC}}$) mode disables the zero-crossing comparator, which controls the low-side switch on-time. Disabling the zero-crossing detector causes the low-side, gate-drive waveform to become the complement of the high-side, gate-drive waveform. The inductor current reverses at light loads as the PWM loop strives to maintain a duty ratio of V_{OUT}/V+. The benefit of forced-PWM mode is to keep the switching frequency fairly constant, but it comes at a cost: the no-load battery current can be 10mA to 50mA, depending on switching frequency and the external MOSFETs.

Forced-PWM mode is most useful for reducing audiofrequency noise, improving load-transient response, providing sink-current capability for dynamic output voltage adjustment, and improving the cross-regulation of multiple-output applications that use a flyback transformer or coupled inductor.

Minimum 25kHz Pulse-Skipping Mode (Ultrasonic Mode)

Leaving SKIP unconnected or connecting SKIP to REF activates a pulse-skipping mode with a minimum switching frequency of 25kHz. This ultrasonic pulseskipping mode reduces audio-frequency modulation of the power supply that may occur in Idle Mode at very light loads. The transition to fixed-frequency PWM operation is automatic and occurs at the same point as in Idle Mode. Ultrasonic pulse skipping occurs if no switching has taken place within the last 28µs. DL turns on to induce a regulated negative current in the inductor. DH turns on when the inductor current reaches the regulated negative current limit. Starting with a DL_ pulse greatly reduces the ripple current when compared to starting with a DH_ pulse (Idle Mode). The output voltage level determines the negative current limit.

Calculate the negative ultrasonic current-limit threshold with the following equation:

$$V_{NEGUS} = I_{LX} \times R_{ON} = \frac{(V_{REF} - V_{FB})}{V_{LIM}} \times 0.467 V$$

where $V_{FB} > V_{REF}$, and R_{ON} is the on-resistance of the synchronous rectifier (MAX1999) or the current-sense resistor value (MAX1777/MAX1977).

Reference and Linear Regulators (REF, LDO5, and LDO3)

The 2V reference (REF) is accurate to $\pm 1\%$ over temperature, making REF useful as a precision system reference. Bypass REF to GND with a 0.22µF minimum capacitor. REF can supply up to 100µA for external loads. However, if extremely accurate specifications for both the main output voltages and REF are essential, avoid loading REF. Loading REF reduces the LDO5, LDO3, OUT5, and OUT3 output voltages slightly, because of the reference load-regulation error.

Two internal regulators produce 5V (LDO5) and 3.3V(LDO3). LDO5 provides gate drive for the external MOSFETs and powers the PWM controller, logic, reference, and other blocks within the device. The LDO5 regulator supplies a total of 100mA for internal and external loads, including MOSFET gate drive, which typically varies from 10mA to 50mA, depending on switching frequency and the external MOSFETs. LDO3 supplies up to 100mA for external loads. Bypass LDO5 and LDO3 with a minimum of 4.7μ F load, use an additional 1 μ F per 5mA of internal and external load.

When the 5V main output voltage is above the LDO5 bootstrap-switchover threshold, an internal 1.4Ω P-channel MOSFET switch connects OUT5 to LDO5, while simultaneously shutting down the LDO5 linear regulator. Similarly, when the 3.3V main output voltage is above the LDO3 bootstrap-switchover threshold, an internal 1.5Ω P-channel MOSFET switch connects OUT3 to LDO3, while simultaneously shutting down the LDO3 linear regulator. These actions bootstrap the device, powering the internal circuitry and external loads from the output SMPS voltages, rather than through linear regulators from the battery. Bootstrapping reduces power dissipation due to gate charge and quiescent losses by providing power from a 90%-efficient switch-mode source, rather than from a much-less-efficient linear regulator.



Figure 6. "Valley" Current-Limit Threshold Point

Current Limit Circuit (ILIM_)

The current-limit circuit employs a "valley" current-sensing algorithm. The MAX1999 uses the on-resistance of the synchronous rectifier, while the MAX1777/MAX19777 uses a discrete resistor in series with the source of the synchronous rectifier as a current-sensing element. If the magnitude of the current-sense signal at CS_ (MAX1777/MAX1977) / LX_ (MAX1999) is above the current-limit threshold, the PWM is not allowed to initiate a new cycle (Figure 6). The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the current-limit threshold, inductor value, and input and output voltage.

For the MAX1777/MAX1977, connect CS_ to the junction of the synchronous rectifier source and a current-sense resistor to GND. With a current-limit threshold of 100mV, the accuracy is approximately \pm 7%. Using a lower current-sense threshold results in less accuracy. The current-sense resistor only dissipates power when the synchronous rectifier is on.

For lower power dissipation, the MAX1999 uses the onresistance of the synchronous rectifier as the currentsense element (Figure 7). Use the worst-case maximum value for $R_{DS(ON)}$ from the MOSFET data sheet, and add some margin for the rise in $R_{DS(ON)}$ with temperature. A good general rule is to allow 0.5% additional resistance for each °C of temperature rise. The current limit varies with the on-resistance of the synchronous rectifier. The reward for this uncertainty is robust, lossless overcurrent sensing. When combined with the undervoltage protection circuit, this current-limit method is effective in almost every circumstance.



Figure 7. Current Sensing Using $R_{DS(ON)}$ of Synchronous Rectifier

A negative current limit prevents excessive reverse inductor currents when V_{OUT} sinks current. The negative current-limit threshold is set to approximately 120% of the positive current limit and therefore tracks the positive current limit when ILIM_ is adjusted.

The current-limit threshold is adjusted with an external voltage-divider at ILIM_. The current-limit threshold adjustment range is from 50mV to 300mV. In the adjustable mode, the current-limit threshold voltage is precisely 1/10th the voltage at ILIM_. The threshold defaults to 100mV when ILIM_ is connected to V_{CC}. The logic threshold for switchover to the 100mV default value is approximately V_{CC} - 1V.



Figure 8. Current Sensing Using Sense Resistor (MAX1777/MAX1977)



Figure 9. More Accurate Current Sensing with Adjusted Schottky Connection

Carefully observe the PC board layout guidelines to ensure that noise and DC errors do not corrupt the current-sense signals at CS_. Mount or place the device close to the synchronous rectifier or sense resistor (whichever is used) with short, direct traces, making a Kelvin sense connection to the sense resistor. The current-sense accuracy of Figure 8 is degraded if the Schottky diode conducts during the synchronous rectifier on-time. To ensure that all current passes through the sense resistor, connect the Schottky diode in parallel with only the synchronous recifier (Figure 9) if the voltage drop across the synchronous rectifier and sense resistor exceeds the Schottky diode's forward voltage. Note that at high temperatures, the on-resistance of the synchronous rectifier increases, and the forward voltage of the Schottky diode decreases.

MOSFET Gate Drivers (DH_, DL_)

The DH_ and DL_ gate drivers sink 2.0A and 3.3A respectively of gate drive, ensuring robust gate drive for high-current applications. The DH_ floating high-side MOSFET drivers are powered by diode-capacitor charge pumps at BST_. The DL_ synchronous-rectifier drivers are powered by LDO5.

The internal pulldown transistors that drive DL_ low have a 0.6Ω typical on-resistance. These low on-resistance pulldown transistors prevent DL_ from being pulled up during the fast rise time of the inductor nodes due to capacitive coupling from the drain to the gate of the low-side synchronous-rectifier MOSFETs. However, for high-current applications, some combinations of high- and low-side MOSFETS may cause excessive gate-drain coupling, which leads to poor efficiency and EMI-producing shoot-through currents. Adding a resistor in series with BST_ increases the turn-on time of the high-side MOSFETs at the expense of efficiency, without degrading the turn-off time (Figure 10).



Figure 10. Reducing the Switching-Node Rise Time



Adaptive dead-time circuits monitor the DL_ and DH_ drivers and prevent either FET from turning on until the other is fully off. This algorithm allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. There must be low-resistance, low-inductance paths from the gate drivers to the MOSFET gates for the adaptive dead-time circuit to work properly. Otherwise, the sense circuitry interprets the MOSFET gate as "off" when there is actually charge left on the gate. Use very short, wide traces measuring 10 to 20 squares (50mils to 100mils wide if the MOSFET is 1in from the device).

POR, UVLO, and Internal Digital Soft-Start

Power-on reset (POR) occurs when V+ rises above approximately 1V, resetting the undervoltage, overvoltage, and thermal-shutdown fault latches. LDO5 undervoltage lockout (UVLO) circuitry inhibits switching when LDO5 is below 4V. DL_ is low if PRO is disabled; DL_ is high if PRO is enabled. The output voltages begin to ramp up as LDO5 rises above 4V. The internal digital soft-start timer begins to ramp up the maximum allowed current limit during startup. The 1.7ms ramp occurs in five steps: 20%, 40%, 60%, 80%, and 100%.

Power-Good Output (PGOOD)

The PGOOD comparator continuously monitors both output voltages for undervoltage conditions. PGOOD is actively held low in shutdown, standby, and soft-start. PGOOD releases and digital soft-start terminates when both outputs reach the error-comparator threshold. PGOOD goes low if either output turns off or is 10% below its nominal regulation point. PGOOD is a true open-drain <u>output</u>. Note that PGOOD is independent of the state of PRO.

Fault Protection

The MAX1777/MAX1977/MAX1999 provide over/undervoltage fault protection. Drive PRO low to activate fault protection. Drive PRO high to disable fault protection. Once activated, the devices continuously monitor for both undervoltage and overvoltage conditions.

Overvoltage Protection

When the output voltage is 11% above the set voltage, the overvoltage fault protection activates. The synchronous rectifier turns on 100% and the high-side MOSFET turns off. This rapidly discharges the output capacitors, decreasing the output voltage. The output voltage may dip below ground. For loads that cannot tolerate a negative voltage, place a power Schottky diode across the output to act as a reverse-polarity clamp. In practical applications, there is a fuse between the power source (battery) and the external high-side switches. If the overvoltage condition is caused by a short in the high-side switch, turning the synchronous rectifier on 100% creates an electrical short between the battery and GND, blowing the fuse and disconnecting the battery from the output. Once an overvoltage fault condition is set, it can only be reset by toggling SHDN, ON_, or cycling V+ (POR).

Undervoltage Protection

When the output voltage is 30% below the set voltage for over 22ms (undervoltage shutdown blanking time), the undervoltage fault protection activates. Both SMPSs stop switching. The two outputs start to discharge (see the *Discharge Mode (Soft-Stop)* section). When the output voltage drops to 0.3V, the synchronous rectifiers turn on, clamping the outputs to GND. Toggle SHDN, ON_, or cycle V+ (POR) to clear the undervoltage fault latch.

Thermal Protection

The MAX1777/MAX1977/MAX1999 have thermal shutdown to protect the devices from overheating. Thermal shutdown occurs when the die temperature exceeds +160°C. All internal circuitry shuts down during thermal shutdown. The MAX1777/MAX1977/MAX1999 may trigger thermal shutdown if LDO_ is not bootstrapped from OUT_ while applying a high input voltage on V+ and drawing the maximum current (including short circuit) from LDO_. Even if LDO_ is bootstrapped from OUT_, overloading the LDO_ causes large power dissipation on the bootstrap switches, which may result in thermal shutdown. Cycling SHDN, ON3, or ON5, or a V+ (POR) ends the thermal shutdown state.

Discharge Mode (Soft-Stop)

When $\overline{\text{PRO}}$ is low, and a transition to standby or shutdown mode occurs, or the output undervoltage fault latch is set, the outputs discharge to GND through an internal 12 Ω switch, until the output voltages decrease to 0.3V. The reference remains active to provide an accurate threshold and to provide overvoltage protection. When both SMPS outputs discharge to 0.3V, the DL_ synchronous rectifier drivers are forced high. The synchronous rectifier drivers clamp the SMPS outputs to GND. When $\overline{\text{PRO}}$ is high, the SMPS outputs do not discharge, and the DL_ synchronous rectifier drivers remain low.

Shutdown Mode

Drive SHDN below the precise SHDN input falling-edge trip level to place the MAX1777/MAX1977/MAX1999 in its low-power shutdown state. The MAX1777/MAX1977/ MAX1999 consume only 6µA of quiescent current while



Table 3. Operating Mode Truth Table

MODE	CONDITION	COMMENT
Power-Up	LDO5 < UVLO threshold	Transitions to discharge mode after a V+ POR and after REF becomes valid. LDO5, LDO3, REF remain active. DL_is active if PRO is low.
Run	\overline{SHDN} = high, ON3 or ON5 enabled	Normal operation
Overvoltage Protection	Either output > 111% of nominal level, PRO = low	DL_ is forced high. LDO3, LDO5 active. Exited by a V+ POR or by toggling SHDN, ON3, or ON5.
Undervoltage Protection	Either output < 70% of nominal after 22ms time- out expires and output is enabled, PRO = low	If \overline{PRO} is low, DL_ is forced high after discharge mode terminates. LDO3, LDO5 active. Exited by a V+ POR or by toggling \overline{SHDN} , ON3, or ON5.
Discharge	PRO is low and either SMPS output is still high in either standby mode or shutdown mode	Discharge switch (12Ω) connects OUT_ to PGND. One output may still run while the other is in discharge mode. Activates when LDO_ is in UVLO, or transition to UVLO, standby, or shutdown has begun. LDO3, LDO5 active.
Standby	ON5, ON3 < startup threshold, SHDN = high	DL_stays high if \overline{PRO} is low. LDO3, LDO5 active.
Shutdown	SHDN = low	All circuitry off
Thermal Shutdown	T _J > +160°C	All circuitry off. Exited by V+ POR or cycling SHDN, ON3, or ON5.

in shutdown mode. When shutdown mode activates, the reference turns off, making the threshold to exit shutdown inaccurate. To guarantee startup, drive SHDN above 2V (SHDN input rising-edge trip level). For automatic shutdown and startup, connect SHDN to V+. If PRO is low, both SMPS outputs are discharged to 0.3V through a 12 Ω switch before entering true shutdown. The accurate 1V falling-edge threshold on SHDN can be used to detect a specific analog voltage level and shut the device down. Once in shutdown, the 1.6V rising-edge threshold activates, providing sufficient hysteresis for most applications. For additional hysteresis, the undervoltage threshold can be made dependent on REF or LDO_, which go to 0V in shutdown.

Power-Up Sequencing and On/Off Controls (ON3, ON5)

ON3 and ON5 control SMPS power-up sequencing. ON3 or ON5 rising above 2.4V enables the respective outputs. ON3 or ON5 falling below 1.6V disables the respective outputs.

Connecting ON3 or ON5 to REF forces the respective outputs off while the other output is below regulation and starts after that output regulates. The second SMPS remains on until the first SMPS turns off, the device shuts down, a fault occurs, or LDO5 goes into undervoltage lockout. Both supplies begin their power-down sequence immediately when the first supply turns off. Driving ON_

SHDN (V)	V _{ON3} (V)	V _{ON5} (V)	LDO5	LDO3	5V SMPS	3V SMPS
< 1.0	Х	Х	Off	Off	Off	Off
> 2.4	< 1.6	< 1.6	On	On	Off	Off
> 2.4	> 2.4	> 2.4	On	On	On	On
> 2.4	> 2.4	< 1.6	On	On	Off	On
> 2.4	< 1.6	> 2.4	On	On	On	Off
> 2.4	> 2.4	REF	On	On	On (after 3V SMPS is up)	On
> 2.4	REF	> 2.4	On	On	On	On (after 5V SMPS is up)

Table 4. Power-Up Sequencing

below 0.8V clears the overvoltage, undervoltage, and thermal fault latches.

Adjustable-Output Feedback (Dual-Mode FB)

Connect FB_ to GND to enable the fixed, preset SMPS output voltages (3.3V and 5V). Connect a resistive voltage-divider at FB_ between OUT_ and GND to adjust the respective output voltage between 2V and 5.5V (Figure 11). Choose R2 to be about $10k\Omega$ and solve for R1 using the equation:

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$

where $V_{FB} = 2V$ nominal.

When using the adjustable output mode, set the 3.3V SMPS lower than the 5V SMPS. LDO5 connects to OUT5 through an internal switch only when OUT5 is above the LDO5 bootstrap-switch threshold (4.56V). LDO3 connects to OUT3 through an internal switch only when OUT3 is above the LDO3 bootstrap switch threshold (2.91V). Bootstrapping is most effective when the fixed output voltages are used. Once LDO_ is bootstrapped from OUT_, the internal linear regulator turns off. This reduces internal power dissipation and improves efficiency when LDO_ is powered with a high input voltage.



Figure 11. Setting VOUT with a Resistor-Divider

_Design Procedure

Establish the input voltage range and maximum load current before choosing an inductor and its associated ripple-current ratio (LIR). The following four factors dictate the rest of the design:

- Input Voltage Range. The maximum value (V+(MAX)) must accommodate the maximum AC adapter voltage. The minimum value (V+(MIN)) must account for the lowest input voltage after drops due to connectors, fuses, and battery selector switches. Lower input voltages result in better efficiency.
- 2) Maximum Load Current. The peak load current (I_{LOAD(MAX)}) determines the instantaneous component stress and filtering requirements, and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (I_{LOAD}) determines the thermal stress and drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components.
- 3) Switching Frequency. This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage and MOSFET switching losses. The MAX1777 has a nominal switching frequency of 200kHz for the 5V SMPS and 300kHz for the 3.3V SMPS. The MAX1977 has a nominal switching frequency of 400kHz for the 5V SMPS and 500kHz for the 3.3V SMPS. The MAX1999 has pin-selectable switching frequency.
- 4) Inductor Ripple Current Ratio (LIR). LIR is the ratio of the peak-peak ripple current to the average inductor current. Size and efficiency trade-offs must be considered when setting the inductor ripple current ratio. Low inductor values cause large ripple currents, resulting in the smallest size, but poor efficiency and high output noise. The minimum practical inductor value is one that causes the circuit to operate at critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size reduction benefit.

The MAX1777/MAX1977/MAX1999s' pulse-skipping algorithm ($\overline{SKIP} = GND$) initiates skip mode at the critical conduction point. So the inductor's operating point also determines the load current at which PWM/PFM switchover occurs. The optimum point is usually found between 20% and 50% ripple current.



Inductor Selection

The switching frequency (on-time) and operating point (% ripple or LIR) determine the inductor value as follows:

$$L = \frac{V_{OUT}(V + - V_{OUT})}{V + \times f \times LIR \times I_{LOAD(MAX)}}$$

Example: $I_{LOAD(MAX)} = 5A$, $V_{+} = 12V$, $V_{OUT5} = 5V$, f = 200kHz, 35% ripple current or LIR = 0.35:

$$L = \frac{5V(12V - 5V)}{12V \times 200 \text{kHz} \times 0.35 \times 5A} = 8.3 \mu \text{H}$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice. The core must be large enough not to saturate at the peak inductor current (IPEAK):

 $IPEAK = ILOAD(MAX) + [(LIR/2) \times ILOAD(MAX)]$

The inductor ripple current also impacts transientresponse performance, especially at low V+ - V_{OUT}_ difference. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The peak amplitude of the output transient (V_{SAG}) is also a function of the maximum duty factor, which can be calculated from the on-time and minimum off-time:

$$V_{SAG} = \frac{\left(\Delta I_{LOAD(MAX)}\right)^{2} \times L\left(K\frac{V_{OUT}}{V+} + t_{OFF(MIN)}\right)}{2 \times C_{OUT} \times V_{OUT} - \left[K\left(\frac{V+-V_{OUT}}{V+}\right) - t_{OFF(MIN)}\right]}$$

where minimum off-time = $0.350\mu s$ (max) and K is from Table 2.

Determining the Current Limit

The minimum current-limit threshold must be great enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at $I_{LOAD(MAX)}$ minus half of the ripple current; therefore,

where $I_{LIMIT(LOW)}$ = minimum current-limit threshold voltage divided by the $R_{DS(ON)}$ of N2/N4 (MAX1999). For the MAX1777/MAX1977/MAX1999, the minimum current-limit threshold voltage is 93mV (ILIM_ = V_{CC}). Use the worst-case maximum value for $R_{DS(ON)}$ from the MOSFET N2/N4 data sheet and add some margin for the rise in $R_{DS(ON)}$ with temperature. A good general rule is to allow 0.5% additional resistance for each $^{\circ}\text{C}$ of temperature rise.

Examining the 5A circuit example with a maximum
$$R_{DS(ON)} = 12m\Omega$$
 at high temperature reveals the following:

$$1LIMIT(LOW) = 931177721102 > 5A - (0.3572)5A$$

7.75A > 4.125A

7.75A is greater than the valley current of 4.125A, so the circuit can easily deliver the full-rated 5A using the fixed 100mV nominal current-limit threshold voltage.

Connect the source of the synchronous rectifier to a current-sense resistor to GND (MAX1777/MAX1977), and connect CS_ to that junction to set the current limit for the device. The MAX1777/MAX1977/MAX1999 limit the current with the sense resistor instead of the RDS(ON) of N2/N4. The maximum value of the sense resistor can be calculated with the equation

ILIM_ = 93mV / RSENSE

Output Capacitor Selection

The output filter capacitor must have low enough equivalent series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. The output capacitance must also be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault latch. In applications where the output is subject to large load transients, the output capacitor's size depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$R_{ESR} \leq \frac{V_{DIP}}{I_{LOAD(MAX)}}$$

where V_{DIP} is the maximum tolerable transient voltage drop. In non-CPU applications, the output capacitor's size depends on how much ESR is needed to maintain an acceptable level of output voltage ripple:

$$R_{ESR} \leq \frac{V_{P-P}}{LIR \times I_{LOAD(MAX)}}$$

where VP-P is the peak-to-peak output voltage ripple. The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value (this is true of tantalum, OS-CON, and other electrolytic-type capacitors).