## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

MAX19005

## Quad, Ultra-Low-Power,

## 200Mbps ATE Drivers/Comparators

## General Description

The MAX19005 four-channel, ultra-low-power, pinelectronics IC includes a two-level pin driver, a window comparator, a passive load, and force-and-sense Kelvin-switched parametric measurement unit (PMU) connections for each channel. The driver features a -1 V to +5.2 V voltage range, includes high-impedance modes, and is highly linear even at low voltage swings. The window comparator features 240 MHz equivalent input bandwidth and programmable output voltage levels. The passive load provides pullup and pulldown voltages to the device-under-test (DUT).
Low leakage and high impedance are operational configurations that are programmed through a 3-wire, low-voltage, CMOS-compatible serial interface. Highspeed PMU switching is realized through dedicated digital control inputs.
This device is available in an 80-pin, $12 \mathrm{~mm} \times 12 \mathrm{~mm}$ body, 0.5 mm pitch TQFP with an exposed $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ die pad on the bottom of the package for efficient heat removal. The device is specified to operate over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial temperature range and features a die temperature monitor output.

\author{

- Small Footprint: Four Channels in 0.3in2 <br> - Low-Power Dissipation: 340mW/Channel (typ) <br> - High Speed: 200Mbps at 3VP-P <br> - -1V to +5.2V Operating Range <br> - Integrated Pin Switch (with -1V to +24V Off Range) <br> - Integrated PMU Switches with -1V to +24V Operating Range <br> - Passive Load <br> - Low-Leakage Mode by Pin Switch Off: 10nA (max) <br> - Low Gain and Offset Error
}

Applications

NAND Flash Testers<br>DRAM Probe Testers<br>Low-Cost Mixed-Signal/System-on-Chip (SoC) Testers<br>Active Burn-In Systems<br>Structural Testers

## Ordering Information appears at end of data sheet.

MAX19005

## Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

## ABSOLUTE MAXIMUM RATINGS




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=+8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=+24.6 \mathrm{~V}, \mathrm{~V}_{\text {SSSW }}=-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPHI}}=+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPLO}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDV}}=0 \mathrm{~V}, \mathrm{LOAD} \mathrm{EN}\right.$ LOW_ = LOAD EN HIGH_ = 0 , SWEN $=1, \mathrm{~T}_{J}=+70^{\circ} \mathrm{C}$ with an accuracy of $\pm 15^{\circ} \mathrm{C}$. Specification compliance with supply and temperature variations is verified by guard-banding mean shifts of characterization data, unless otherwise noted. All temperature coefficients measured at $\mathrm{T}_{J}=+50^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER (all specifications apply when DUT_ = DHV_ or DUT_ = DLV_) |  |  |  |  |  |  |
| DC CHARACTERISTICS ( $\mathrm{DLUT}_{-} \geq 10 \mathrm{M} \Omega$, unless otherwise noted) |  |  |  |  |  |  |
| Voltage Range |  |  | -1.0 |  | +5.2 | V |
| Gain |  | Measured at OV and +3V | 0.995 | 1 | 1.005 | V/V |
| Gain Temperature Coefficient |  |  |  | 50 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Offset |  | $\mathrm{V}_{\text {DHV }}=+2 \mathrm{~V}, \mathrm{~V}_{\text {DLV_ }}=0 \mathrm{~V}$ |  |  | $\pm 10$ | mV |
| Offset Temperature Coefficient |  | $\mathrm{V}_{\text {DHV_ }}=+1.5 \mathrm{~V}$ |  | $\pm 250$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection Ratio | PSRR | $V_{D D}, V_{S S}$ independently varied over full range, $\mathrm{V}_{\text {DHV }}=+1.5 \mathrm{~V}$ |  |  | $\pm 18$ | $\mathrm{mV} / \mathrm{V}$ |
|  |  | $V_{\text {DDSW }}, V_{\text {SSSW }}$ independently varied over full range, $\mathrm{V}_{\mathrm{DHV}}=+1.5 \mathrm{~V}$ |  |  | $\pm 10$ | $\mathrm{mV} / \mathrm{V}$ |
| Maximum DC Drive Current | IDUT_ |  | $\pm 40$ |  |  | mA |
| DC Output Resistance |  | $\text { IDUT_ }_{-}= \pm 10 \mathrm{~mA}, \text { DATA }_{-}=1,$ $\text { \|trim condition, target }=49.5 \Omega$ | 47.5 | 49.5 | 51.5 | $\Omega$ |
| DC Output Resistance $\left(V_{\text {DDSW }}=+15 \mathrm{~V}\right)$ |  | $\mathrm{I}_{\text {DUT_- }}= \pm 10 \mathrm{~mA}, \mathrm{DATA}_{-}=1$ | 49.0 | 52.0 | 55.0 | $\Omega$ |

MAX19005

## Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=+24.6 \mathrm{~V}, \mathrm{~V}_{\text {SSSW }}=-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPHI}}=+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPLO}}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDV__ }}=0 \mathrm{~V}, \mathrm{LOAD} \mathrm{EN}\right.$ LOW_ = LOAD EN HIGH_ = 0, SWEN $=1, \mathrm{~T}_{J}=+70^{\circ} \mathrm{C}$ with an accuracy of $\pm 15^{\circ} \mathrm{C}$. Specification compliance with supply and temperature variations is verified by guard-banding mean shifts of characterization data, unless otherwise noted. All temperature coefficients measured at $T_{J}=+50^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Output Resistance Variation |  | $\text { IDUT_ }=-40 \mathrm{~mA} \text { to }+40 \mathrm{~mA}, \text { DATA }_{-}=1$ (Note 2) |  |  |  | 5.0 | $\Omega$ |
| DC Output Resistance Variation $\left(\mathrm{V}_{\text {DDSW }}=+15 \mathrm{~V}\right)$ |  | $\text { IDUT_ }_{-}=-40 \mathrm{~mA} \text { to }+40 \mathrm{~mA}, \text { DATA }_{-}=1$(Note 2) |  |  |  | 8.0 | $\Omega$ |
| DC Crosstalk, DHV_ to DLV_,DLV_ to DHV_ |  | $\mathrm{V}_{\text {DLV }}=+1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=-1 \mathrm{~V},+5.2 \mathrm{~V}$ |  |  |  | $\pm 5$ | mV |
|  |  | $\mathrm{V}_{\text {DHV }}=+1.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1 \mathrm{~V},+5.2 \mathrm{~V}$ |  |  |  | $\pm 5$ | mV |
| Linearity Error |  | +1.5V (Note 3) |  |  |  | $\pm 5$ |  |
|  |  | -1V and +5.2V (Note 3) |  |  |  | $\pm 15$ |  |
| AC CHARACTERISTICS ( $\mathrm{RDUT}_{-}=50 \Omega$ to GND, unless otherwise noted) (Note 4) |  |  |  |  |  |  |  |
| Dynamic Output Current |  | (Note 5) |  |  | $\pm 60$ |  | mA |
| Drive Mode Overshoot, Undershoot, and Preshoot |  | +0.2 V to 4V $\mathrm{V}_{\text {P-P swing ( }}$ (Note 6) |  |  | $5 \%+10$ |  | mV |
| High-Impedance Mode Spike |  | DHV_/high-Z, $\mathrm{V}_{\text {DLV }}=-1 \mathrm{~V}, \mathrm{~V}_{\text {DHV_ }}=0 \mathrm{~V}$ |  |  | 25 |  |  |
|  |  | DLV_/high-Z, $\mathrm{V}_{\text {DLV }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=+1 \mathrm{~V}$ |  |  | 25 |  |  |
| Propagation Delay, Data to Output |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DHV}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \\ & \text { average of } \mathrm{t}_{\mathrm{LH}} \text { and } \mathrm{t}_{\mathrm{HL}} \\ & \hline \end{aligned}$ |  | 2.5 | 3.5 | 5.1 | ns |
| Propagation Delay Temperature Coefficient |  | $\mathrm{V}_{\text {DHV }}=+3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ |  |  | 1 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |
| Propagation Delay Match, $\mathrm{t}_{\text {LH }}$ vs. $\mathrm{t}_{\mathrm{HL}}$ |  | $\mathrm{V}_{\text {DHV }}=+3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ |  |  | 70 |  | ps |
| Propagation Delay Skew, Drivers Within Package |  | $\mathrm{V}_{\text {DHV }}=+3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ |  |  | 100 |  | ps |
| Propagation Delay Change vs. Pulse Width |  | Relative to 12.5ns pulse | $\begin{aligned} & 3 \mathrm{~V}_{\mathrm{P}-\mathrm{P}, 4 \mathrm{MHz}} \\ & \mathrm{PW}=4 \mathrm{~ns} \text { to } 21 \mathrm{~ns} \end{aligned}$ |  | $\pm 40$ |  | ps |
|  |  |  | $1 V_{\text {P-P, }} 40 \mathrm{MHz}$, <br> $P W=2.5 n s$ to $22.5 n s$ |  | $\pm 90$ |  |  |
| Propagation Delay Change vs. Common-Mode Voltage |  | $\begin{aligned} & 1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V} \text { to }+3 \mathrm{~V} \text {, relative to } \\ & \text { delay at } \mathrm{V}_{\mathrm{DLV}}=+1 \mathrm{~V} \end{aligned}$ |  |  | $\pm 80$ |  | ps |
| Propagation Delay, Drive to High Impedance, High Impedance to Drive |  | $\mathrm{V}_{\mathrm{DHV}_{-}}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}_{-}}=-1 \mathrm{~V},$ <br> average of both directions of $\mathrm{t}_{\mathrm{LH}}$ and $\mathrm{t}_{\mathrm{HL}}$ |  |  | 3.9 |  | ns |
| Minimum Voltage Swing |  | (Note 7) |  |  | 100 |  | mV |

MAX19005

## Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+8 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=+24.6 \mathrm{~V}, \mathrm{~V}_{\text {SSSW }}=-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPH}}=+1 \mathrm{~V}, \mathrm{~V}_{\text {COMPLO }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDV__ }}=0 \mathrm{~V}\right.$, LOAD EN LOW_ = LOAD EN HIGH_ = 0, SWEN $=1, \mathrm{~T}_{J}=+70^{\circ} \mathrm{C}$ with an accuracy of $\pm 15^{\circ} \mathrm{C}$. Specification compliance with supply and temperature variations is verified by guard-banding mean shifts of characterization data, unless otherwise noted. All temperature coefficients measured at $\mathrm{T}_{J}=+50^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1 )

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise/Fall Time (Average Rise/Fall Time) |  | $V_{\text {DHV }}=+0.2 \mathrm{~V}, \mathrm{~V}_{\text {DLV_ }}=0 \mathrm{~V}, 20 \%$ to $80 \%$ |  | 0.8 |  | ns |
|  |  | $V_{\text {DHV }}=+1 \mathrm{~V}, \mathrm{~V}_{\text {DLV_ }}=0,20 \%$ to $80 \%$ |  | 0.8 |  |  |
|  |  | $\mathrm{V}_{\text {DHV }}=+3 \mathrm{~V}, \mathrm{~V}_{\text {DLV_ }}=0 \mathrm{~V}, 10 \%$ to $90 \%$ | 1.4 | 2.0 | 2.7 |  |
|  |  | $\begin{aligned} & V_{\text {DHV_ }}=+4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \\ & \mathrm{R}_{\text {DUT_ }}=500 \Omega, 10 \% \text { to } 90 \% \end{aligned}$ |  | 2.5 |  |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {DHV }}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \\ & \mathrm{R}_{\text {DUT_ }}=500 \Omega, 10 \% \text { to } 90 \% \end{aligned}$ |  | 3.1 |  |  |
| Rise/Fall Time Matching |  | $\mathrm{V}_{\text {DHV }}=+0.2 \mathrm{~V}$ |  | $\pm 50$ |  | \% |
|  |  | $\mathrm{V}_{\text {DHV }}=+1 \mathrm{~V} \quad \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ |  | $\pm 15$ |  |  |
|  |  | $\mathrm{V}_{\text {DHV }}=+3 \mathrm{~V}$ and +5 V |  | $\pm 5$ |  |  |
| Minimum Pulse Width (Average Positive/Negative Pulse) (Note 8) |  | $0.2 \mathrm{~V}_{\text {P-P }}, \mathrm{V}_{\text {DHV_ }}=+0.2 \mathrm{~V}, \mathrm{~V}_{\text {DLV_- }}=0 \mathrm{~V}$ |  | 1.8 |  | ns |
|  |  | $1 \mathrm{~V}_{\text {P-P }}, \mathrm{V}_{\text {DHV }}=+1 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ |  | 2.0 |  |  |
|  |  | $3 \mathrm{~V}_{\text {P-P }}, \mathrm{V}_{\text {DHV_ }}=+3 \mathrm{~V}, \mathrm{~V}_{\text {DLV_ }}=0 \mathrm{~V}$ |  | 2.6 |  |  |

## COMPARATOR (driver in high-impedance mode) (Note 9)

DC CHARACTERISTICS

| Input Voltage Range |  |  | -1.0 | +5.2 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Input Voltage |  | $\mathrm{V}_{\text {DUT }}-\mathrm{V}_{\text {CHV }}, \mathrm{V}_{\text {DUT }}-\mathrm{V}_{\text {CLV }}$ | -6.2 | +6.2 | V |
| Hysteresis |  | $\mathrm{V}_{\text {CHV_ }}=\mathrm{V}_{\text {CLV_ }}=+1.5 \mathrm{~V}$ |  | 8 | mV |
| Input Offset Voltage |  | $\mathrm{V}_{\text {DUT_ }}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPHI}}=+0.8 \mathrm{~V}$ <br> $\mathrm{V}_{\text {COMPLO }}=+0.2 \mathrm{~V}$ (Note 10) |  | $\pm 10$ | mV |
| Input Offset Temperature Coefficient |  | (Note 10) |  | $\pm 25$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Common-Mode Rejection Ratio | CMRR | $\mathrm{V}_{\text {DUT_ }}=0 \mathrm{~V}$ and +3V (Note 10) | 60 |  | dB |
| Linearity Error |  | $\mathrm{V}_{\text {DUT_ }}=+1.5 \mathrm{~V}$ (Notes 3, 10) |  | $\pm 5$ | mV |
|  |  | $\mathrm{V}_{\text {DUT_ }}=-1 \mathrm{~V},+5.2 \mathrm{~V}$ (Notes 3, 10) |  | $\pm 10$ |  |
| Power-Supply Rejection Ratio | PSRR | $\mathrm{V}_{\text {DUT_ }}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DDSW}}$, $V_{\text {SSSW }}$ supplies independently varied over full range (Note 10) |  | $\pm 5$ | $\mathrm{mV} / \mathrm{V}$ |

AC CHARACTERISTICS (Note 11)

| Equivalent Input Bandwidth | $\mathrm{V}_{\text {DLV_ }}=0 \mathrm{~V}$ termination mode, $\mathrm{V}_{\text {DUT_ }}=$ $1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=500 \mathrm{ps}$ input, calculated from $10 \%$ to $90 \%$ redigitization waveform | 300 |  |  | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Prop Delay | $\mathrm{V}_{\text {DUT_- }}=1 \mathrm{~V}_{\mathrm{P}_{-} \mathrm{P},} \mathrm{V}_{\text {CHV }}$ or $\mathrm{V}_{C L V_{-}}=+0.5 \mathrm{~V}$ | 1.1 | 2.0 | 3.3 | ns |
| Prop-Delay Temperature Coefficient | $\mathrm{V}_{\text {DUT_ }}=1 \mathrm{~V}_{\text {P-P, }} \mathrm{V}_{\text {CHV }}$ or $\mathrm{V}_{C L V_{-}}=+0.5 \mathrm{~V}$ |  | 2 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |
| Prop-Delay Match, $\mathrm{t}_{\text {LH }}$ to $\mathrm{t}_{\mathrm{HL}}$ | Absolute value of delta for each comparator, $\mathrm{V}_{\text {DUT }}=1 \mathrm{VP-P}$ |  | $\pm 250$ |  | ps |

# Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=+24.6 \mathrm{~V}, \mathrm{~V}_{\text {SSSW }}=-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPHI}}=+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPLO}}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDV__ }}=0 \mathrm{~V}, \mathrm{LOAD} \mathrm{EN}\right.$ LOW_ = LOAD EN HIGH_ = 0, SWEN $=1, \mathrm{~T}_{J}=+70^{\circ} \mathrm{C}$ with an accuracy of $\pm 15^{\circ} \mathrm{C}$. Specification compliance with supply and temperature variations is verified by guard-banding mean shifts of characterization data, unless otherwise noted. All temperature coefficients measured at $T_{J}=+50^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Prop-Delay Skew, Comparators Within Package |  | Same edges (LH and HL), $\mathrm{V}_{\text {DUT_ }}=1 \mathrm{~V}_{\text {P-P }}$ |  | $\pm 100$ |  | ps |
| Prop-Delay Dispersions vs. Common-Mode Voltage (Note 12) |  | $\begin{aligned} & \mathrm{V}_{\text {CHV_ }} \text { or } \mathrm{V}_{\text {CLV }}=0 \text { to }+4.9 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DUT_ }}=0.2 \mathrm{~V}_{\mathrm{P}_{-} \mathrm{P}} \end{aligned}$ |  | $\pm 20$ |  | ps |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {CHV_ }} \text { or } \mathrm{V}_{\text {CLV }}=-0.9 \text { to }+4.9 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DUT_ }}=0.2 \mathrm{~V}_{P_{-}-} \end{aligned}$ |  | $\pm 30$ |  |  |
| Prop-Delay Dispersions vs. Overdrive |  | $\mathrm{V}_{\mathrm{DLV}}=0 \mathrm{~V}$ termination mode, <br> $V_{\text {DUT__ }}=1 \mathrm{~V}_{\text {P-P, }} \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=500 \mathrm{ps}$ input, $90 \%$ (rising edge) and 10\% (falling edge) relative to timing at $50 \%$ point |  | $\pm 600$ |  | ps |
| Prop-Delay Dispersions vs. Pulse Width |  | 2ns to 23 ns pulse width, relative to 12.5ns pulse width |  | $\pm 60$ |  | ps |
| Prop-Delay Dispersions vs. Slew Rate |  | $+0.5 \mathrm{~V} / \mathrm{ns}$ to $+2 \mathrm{~V} / \mathrm{ns}$ |  | $\pm 50$ |  | ps |
| LOGIC INPUTS AND OUTPUTS (COMPHI, COMPLO, CMPH_, CMPL_, $\mathrm{V}_{\text {BBO }}$ ) |  |  |  |  |  |  |
| Input Voltage Range, $\mathrm{V}_{\mathrm{COMPHI}}$ and $\mathrm{V}_{\text {COMPLO }}$ |  |  | 0 |  | 3.6 | V |
| Differential Input Voltage, $\mathrm{V}_{\mathrm{COMPHI}}-\mathrm{V}_{\mathrm{COMPLO}}$ |  | $\mathrm{V}_{\text {COMPHI }} \geq \mathrm{V}_{\text {COMPLO }}$, CMPH_ and CMPL_ with no load | 0 |  | 3.6 | V |
| Differential Input Voltage, <br> $\mathrm{V}_{\text {COMPHI }}$ - $\mathrm{V}_{\text {COMPLO }}$ |  | $V_{\text {COMPHI }} \geq V_{\text {COMPLO }}$, CMPH_ and CMPL_ with $50 \Omega$ to $\mathrm{V}_{\text {TTCMP }}, \mathrm{V}_{\text {COMPHI }} \geq$ $\mathrm{V}_{\text {TTCMP }} \geq \mathrm{V}_{\text {COMPLO }}$ | 0 |  | 1.0 | V |
| Reference Output, $V_{B B O}$ |  | Relative to ( $\left.\mathrm{V}_{\mathrm{COMPHI}}+\mathrm{V}_{\text {COMPLO }}\right) / 2$ at $\mathrm{V}_{\text {COMPHI }}=+1 \mathrm{~V}$ and $\mathrm{V}_{\text {COMPLO }}=0 \mathrm{~V}$ |  |  | $\pm 50$ | mV |
| Output High-Voltage Offset |  | IOUT $=0 \mathrm{~mA}$, relative to $\mathrm{V}_{\mathrm{COMPH}}$ at $\mathrm{V}_{\mathrm{COMPH}}=+1 \mathrm{~V}$ |  |  | $\pm 65$ | mV |
| Output Low-Voltage Offset |  | IOUT $=0 \mathrm{~mA}$, relative to $\mathrm{V}_{\text {COMPLO }}$ at $\mathrm{V}_{\text {COMPLO_ }}=0 \mathrm{~V}$ |  |  | $\pm 65$ | mV |
| Output Resistance, CMPH_ and CMPL_ |  | $\mathrm{I}_{\mathrm{CMPH}}^{-}=\mathrm{I}_{\mathrm{CMPL}}= \pm 10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{COMPHI}}=$ $+1 \mathrm{~V}, \mathrm{~V}_{\text {COMPLO }}=0 \mathrm{~V}, \mathrm{CMPH}_{-}, \mathrm{CMPL}_{-}$at high-level output | 40 | 50 | 60 | $\Omega$ |
| Maximum Current Limit, CMPH_ and CMPL_ |  | $\mathrm{V}_{\mathrm{COMPHI}}=+1.8 \mathrm{~V}, \mathrm{~V}_{\text {COMPLO }}=0 \mathrm{~V}$, CMPH_, CMPL_ at high-level output, $V_{\text {FORCE }}=0 \mathrm{~V},+3.6 \mathrm{~V}$ | -15 |  | +15 | mA |
| Maximum Current Limit, $V_{B B O}$ |  | $\mathrm{V}_{\text {COMPHI }}=+1 \mathrm{~V}, \mathrm{~V}_{\text {COMPLO }}=0 \mathrm{~V}$, at $\mathrm{V}_{\mathrm{BBO}}=+0.5 \mathrm{~V}$ output | -1 |  | +1 | mA |

MAX19005

## Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=+24.6 \mathrm{~V}, \mathrm{~V}_{\text {SSSW }}=-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPHI}}=+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPLO}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDV}}=0 \mathrm{~V}, \mathrm{LOAD} \mathrm{EN}\right.$ LOW_ = LOAD EN HIGH_ = 0, SWEN $=1, \mathrm{~T}_{J}=+70^{\circ} \mathrm{C}$ with an accuracy of $\pm 15^{\circ} \mathrm{C}$. Specification compliance with supply and temperature variations is verified by guard-banding mean shifts of characterization data, unless otherwise noted. All temperature coefficients measured at $\mathrm{T}_{J}=+50^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise/Fall Time, CMPH_ and CMPL_ |  | $20 \%$ to $80 \%, \mathrm{~V}_{\text {COMPHI }}=+1 \mathrm{~V}$, $\mathrm{V}_{\text {COMPLO }}=0 \mathrm{~V}$, load $=\mathrm{T}$-line, $50 \Omega>1 \mathrm{~ns}, 50 \Omega$ to GND |  | 0.7 |  | ns |
| PASSIVE LOAD (driver in high-impedance mode) (Note 13) |  |  |  |  |  |  |
| DC CHARACTERISTICS R DUT__ $^{\text {l }}$ (10M $\Omega$, unless otherwise noted) |  |  |  |  |  |  |
| LDV_ Voltage Range |  |  | -1.0 |  | +5.2 | V |
| Gain |  | Measured at OV and +3V | 0.99 |  | 1.01 | V/V |
| Gain Temperature Coefficient |  | Measured at OV and +3V |  | 50 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Offset |  | $\mathrm{V}_{\text {LDV }}$ = $=+1.5 \mathrm{~V}$ |  |  | $\pm 100$ | mV |
| Offset Temperature Coefficient |  |  |  | 0.02 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection Ratio | PSRR | $V_{D D}$ and $V_{S S}$ independently varied over full range, $\mathrm{V}_{\text {LDV }_{-}}=+1.5 \mathrm{~V}$ | -18 |  | +18 | mV/V |
|  |  | $\mathrm{V}_{\text {DDSW }}$ and $\mathrm{V}_{\text {SSSW }}$ independently varied over full range, $\mathrm{V}_{\text {LDV_ }}=+1.5 \mathrm{~V}$ | -10 |  | +10 | mV/V |
| Output Resistance ToleranceHigh Value |  | ${ }^{\text {I }}$ DUT_ $= \pm 2 \mathrm{~mA}, \mathrm{~V}_{\text {LDV_ }}=+1.5 \mathrm{~V}$ | 710 | 750 | 790 | $\Omega$ |
| Output Resistance ToleranceLow Value |  | $\mathrm{l}_{\text {DUT }}= \pm 4 \mathrm{~mA}, \mathrm{~V}_{\text {LDV }}^{-}=+1.5 \mathrm{~V}$ | 335 | 375 | 415 | $\Omega$ |
| Output Resistance, ToleranceHigh Value (VDDSW = +15V) |  | $\mathrm{I}_{\text {DUT_ }}= \pm 2 \mathrm{~mA}, \mathrm{~V}_{\text {LDV_- }}=+1.5 \mathrm{~V}$ | 735 | 800 | 865 | $\Omega$ |
| Output Resistance, ToleranceLow Value (VDSW $=+15 \mathrm{~V}$ ) |  | $\mathrm{I}_{\text {DUT_ }}= \pm 4 \mathrm{~mA}, \mathrm{~V}_{\text {LDV_ }}=+1.5 \mathrm{~V}$ | 360 | 425 | 490 | $\Omega$ |
| Switch Resistance Variation |  | 0 to +3 V (relative to +1.5 V ) |  | $\pm 10$ |  | \% |
|  |  | Full range (relative to +1.5 V ) |  | $\pm 30$ |  |  |
| Switch Resistance Variation$\left(\mathrm{V}_{\text {DDSW }}=+15 \mathrm{~V}\right)$ |  | 0 to +3 V (relative to +1.5 V ) |  | $\pm 10$ |  | \% |
|  |  | Full range (relative to +1.5 V ) |  | $\pm 30$ |  |  |
| Maximum Output Current |  | $\mathrm{V}_{\text {LDV_- }}=-1 \mathrm{~V}, \mathrm{~V}_{\text {DUT_- }}=+5 \mathrm{~V}$ | -4 |  |  | mA |
|  |  | $\mathrm{V}_{\text {LDV__ }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {DUT_ }}=-1 \mathrm{~V}$ |  |  | +4 |  |
| Linearity Error, Full Range |  | Measured at $-1 \mathrm{~V},+1.5 \mathrm{~V}$, and +5.2 V (Notes 3, 14) |  |  | $\pm 25$ | mV |
| AC CHARACTERISTICS |  |  |  |  |  |  |
| Settling Time, LDV_ to Output |  | $\begin{aligned} & \begin{array}{l} \text { VLDV_- } \\ \text { LDV } \\ \text { (Note 15) } \end{array} \end{aligned}$ |  | 0.5 |  | $\mu \mathrm{s}$ |
| Output Transient Response |  | $\begin{aligned} & \mathrm{V}_{\text {LDV_ }}=+1.5 \mathrm{~V}, \mathrm{~V}_{\text {DUT_- }}=-1 \mathrm{~V} \text { to }+5 \mathrm{~V} \\ & \text { square wave at } 1 \mathrm{MHz}, \mathrm{R}_{\text {DUT_ }}=50 \mathrm{k} \Omega \end{aligned}$ |  | 20 |  | ns |

MAX19005

## Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+8 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=+24.6 \mathrm{~V}, \mathrm{~V}_{\text {SSSW }}=-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPH}}=+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPLO}}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDV__ }}=0 \mathrm{~V}, \mathrm{LOAD} \operatorname{EN}\right.$ LOW_ = LOAD EN HIGH_ = 0, SWEN $=1, \mathrm{~T}_{J}=+70^{\circ} \mathrm{C}$ with an accuracy of $\pm 15^{\circ} \mathrm{C}$. Specification compliance with supply and temperature variations is verified by guard-banding mean shifts of characterization data, unless otherwise noted. All temperature coefficients measured at $\mathrm{T}_{J}=+50^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMU SWITCHES (FORCE, SENSE, PMU_) (Note 13) |  |  |  |  |  |  |
| Voltage Range |  |  | -1.0 |  | +24 | V |
| Voltage Range ( $\mathrm{V}_{\text {DDSW }}=+15 \mathrm{~V}$ ) |  |  | -1.0 |  | +10 | V |
| Force Switch Resistance |  | $\mathrm{V}_{\text {FORCE }}=+1.5 \mathrm{~V}, \mathrm{I}_{\text {PMU_ }}= \pm 10 \mathrm{~mA}$ |  |  | 40 | $\Omega$ |
| Force Switch Resistance $\left(V_{\text {DDSW }}=+15 \mathrm{~V}\right)$ |  | $\mathrm{V}_{\text {FORCE }}=+1.5 \mathrm{~V}, \mathrm{IPMU}_{-}= \pm 10 \mathrm{~mA}$ |  |  | 47 | $\Omega$ |
| Force Path Current |  | $\begin{aligned} & \mathrm{V}_{\text {PMU_ }}=-1 \mathrm{~V} \text { to }+24 \mathrm{~V}, \\ & \mathrm{~V}_{\text {FORCE }}=-1 \mathrm{~V} \text { to }+24 \mathrm{~V} \end{aligned}$ |  |  | $\pm 30$ | mA |
| Force Path Current $\left(V_{\text {DDSW }}=+15 \mathrm{~V}\right)$ |  | $\begin{aligned} & \mathrm{V}_{\text {PMU_ }}=-1 \mathrm{~V} \text { to }+10 \mathrm{~V}, \\ & \mathrm{~V}_{\text {FORCE }}=-1 \mathrm{~V} \text { to }+10 \mathrm{~V} \end{aligned}$ |  |  | $\pm 30$ | mA |
| Force Switch Resistance Variation |  | OV to +3 V (relative to $\mathrm{V}_{\text {FORCE }}=+1.5 \mathrm{~V}$ ) |  | $\pm 10$ |  | \% |
|  |  | Full range (Note 16) |  | $\pm 40$ |  |  |
| Force Switch Resistance Variation$\left(\mathrm{V}_{\text {DDSW }}=+15 \mathrm{~V}\right)$ |  | OV to +3 V (relative to $\mathrm{V}_{\text {FORCE }}=+1.5 \mathrm{~V}$ ) |  | $\pm 15$ |  | \% |
|  |  | Full range (Note 16) |  | $\pm 45$ |  |  |
| Sense Switch Resistance |  | $\mathrm{V}_{\text {SENSE }}=+1.5 \mathrm{~V}, \mathrm{I}_{\text {PMU_ }}= \pm 0.4 \mathrm{~mA}$ | 650 | 1000 | 1350 | $\Omega$ |
| Sense Switch Resistance $\left(\mathrm{V}_{\text {DDSW }}=+15 \mathrm{~V}\right)$ |  | $\mathrm{V}_{\text {SENSE }}=+1.5 \mathrm{~V}, \mathrm{I}_{\text {PMU_ }}= \pm 0.4 \mathrm{~mA}$ | 850 | 1250 | 1800 | $\Omega$ |
| Sense Switch Resistance Variation |  | Relative to +11.5 V , full range |  | $\pm 40$ |  | \% |
| Sense Switch Resistance Variation $\left(V_{\text {DDSW }}=+15 \mathrm{~V}\right)$ |  | Relative to +4.5 V , full range |  | $\pm 40$ |  | \% |
| PMU_ Capacitance |  | Force and sense switches open |  | 6 |  | pF |
| FORCE Capacitance |  | All channels of force and sense switches open |  | 36 |  | pF |
| SENSE Capacitance |  | All channels of force and sense switches open |  | 8 |  | pF |
| FORCE External Capacitance |  | Allowable external capacitance |  | 2 |  | nF |
| SENSE External Capacitance |  | Allowable external capacitance |  | 1 |  | nF |
| FORCE and SENSE Switching Speed |  | Connect, PMU_ = +5V, FORCE or SENSE 10M ${ }^{\| \|} 8 \mathrm{pF}$ |  | 10 |  | $\mu \mathrm{s}$ |
|  |  | Disconnect, PMU_ = +5V, FORCE or SENSE 10M $\Omega \\| 8 \mathrm{pF}$ |  | 100 |  |  |
| PMU_ Leakage |  | $\begin{aligned} & \text { SWEN }=0, \text { or PMU EN }{ }_{-}=0, \\ & V_{\text {FORCE }_{-}}=V_{\text {SENSE }_{-}}=-1 \mathrm{~V} \text { to }+24 \mathrm{~V} \end{aligned}$ |  | $\pm 0.5$ | $\pm 5$ | nA |
| PMU_ Leakage ( $\left.\mathrm{V}_{\text {DDSW }}=+15 \mathrm{~V}\right)$ |  | $\begin{aligned} & \hline \text { SWEN }=0, \text { or } P M U E N_{-}=0, \\ & V_{\text {FORCE }}= \\ & V_{\text {SENSE }}=-1 \mathrm{~V} \text { to }+10 \mathrm{~V} \end{aligned}$ |  | $\pm 0.5$ | $\pm 5$ | nA |

MAX19005

## Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+8 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=+24.6 \mathrm{~V}, \mathrm{~V}_{\text {SSSW }}=-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPH}}=+1 \mathrm{~V}, \mathrm{~V}_{\text {COMPLO }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDV__ }}=0 \mathrm{~V}, \mathrm{LOAD} \operatorname{EN}\right.$ LOW_ = LOAD EN HIGH_ = 0, SWEN $=1, \mathrm{~T}_{J}=+70^{\circ} \mathrm{C}$ with an accuracy of $\pm 15^{\circ} \mathrm{C}$. Specification compliance with supply and temperature variations is verified by guard-banding mean shifts of characterization data, unless otherwise noted. All temperature coefficients measured at $T_{J}=+50^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOTAL FUNCTION |  |  |  |  |  |  |
| DUT_ |  |  |  |  |  |  |
| Leakage, High-Impedance Mode |  | Passive load switches open, pin switch short, $\mathrm{V}_{\text {DUT_ }}=+5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLV}_{-}}=\mathrm{V}_{\mathrm{CHV}}$ $=-1 \mathrm{~V}, \mathrm{~V}_{\text {DUT_ }}=-1 \mathrm{~V}, \mathrm{~V}_{\text {CLV }_{-}}=\mathrm{V}_{\text {CHV }_{-}}=$ +5.2 V , full range |  |  | 2 | $\mu \mathrm{A}$ |
| Low-Leakage Recovery Time |  | Confirmed simulation only (Note 17) |  | 10 |  | $\mu \mathrm{s}$ |
| Combined Capacitance |  | High-impedance mode, passive load switches open, pin switch short |  | 10 |  | pF |
| Load Resistance Range |  | (Note 18) |  | 1 |  | $\mathrm{G} \Omega$ |
| Load Capacitance Range |  | (Note 18) |  | 12 |  | nF |
| Leakage, Pin Switch Off Mode |  | -1V to +24V, pin switch open |  | $\pm 1$ | $\pm 10$ | nA |
| Leakage, Pin Switch Off Mode $\left(V_{\text {DDSW }}=+15 \mathrm{~V}\right)$ |  | -1 V to +10 V , pin switch open |  | $\pm 1$ | $\pm 10$ | nA |
| Pin Switch Switching Speed |  | Connect or disconnect, $\mathrm{V}_{\mathrm{DH}}=+5 \mathrm{~V}$, DUT_ = 10M $\Omega \\| 8 p F$ |  | 10 |  | $\mu \mathrm{s}$ |
| VOLTAGE REFERENCE INPUTS (DHV_, DLV_, CHV_, CLV_, LDV_, COMPHI, COMPLO) |  |  |  |  |  |  |
| Input Bias Current |  |  |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| SINGLE-ENDED CONTROL INPUTS (DATA_, RCV_) |  |  |  |  |  |  |
| Input High Voltage |  |  | $\mathrm{V}_{\mathrm{BBI}}+0.2$ |  | 3.2 | V |
| Input Low Voltage |  |  | 0 |  | B - 0.2 | V |
| Voltage Between Inputs and $\mathrm{V}_{\mathrm{BBI}}$ |  |  | $\mathrm{V}_{\text {BBI }}-1.6$ | , | + 1.6 | V |
| Input Offset Voltage |  |  |  |  | $\pm 50$ | mV |
| Input Bias Current |  |  |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| REFERENCE INPUT ( $\mathrm{V}_{\text {BBI }}$ ) |  |  |  |  |  |  |
| Input Voltage Range |  |  | 0.2 |  | 3.0 | V |
| Input Bias Current |  |  |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| DIGITAL INPUTS ( $\overline{\text { LD, }}$ DIN, SCLK, $\overline{\mathbf{C S}})$ |  |  |  |  |  |  |
| Input High Voltage |  | (Note 19) | 2/3 ( $\mathrm{V}_{\mathrm{L}}$ ) |  | $V_{L}$ | V |
| Input Low Voltage |  | (Note 19) | -0.1 |  | 1/3 (VL) | V |
| Input Bias Current |  |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| SERIAL-DATA OUTPUT (DOUT) |  |  |  |  |  |  |
| Output High Voltage |  | $\mathrm{IOH}^{\text {a }}=-1 \mathrm{~mA}$ | $V_{L}-0.4$ |  | $V_{L}+0.1$ | V |
| Output Low Voltage |  | $\mathrm{IOL}=+1 \mathrm{~mA}$ | $\mathrm{V}_{\text {DGND }}-$ | . $1 \mathrm{~V}_{\text {D }}$ | ND +0.4 | V |
| Output Rise-and-Fall Time |  | $C_{L}=10 \mathrm{pF}$ |  | 5.0 |  | ns |

MAX19005

## Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+8 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=+24.6 \mathrm{~V}, \mathrm{~V}_{\text {SSSW }}=-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPH}}=+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPLO}}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDV__ }}=0 \mathrm{~V}, \mathrm{LOAD} \operatorname{EN}\right.$ LOW_ = LOAD EN HIGH_ = 0, SWEN $=1, \mathrm{~T}_{J}=+70^{\circ} \mathrm{C}$ with an accuracy of $\pm 15^{\circ} \mathrm{C}$. Specification compliance with supply and temperature variations is verified by guard-banding mean shifts of characterization data, unless otherwise noted. All temperature coefficients measured at $\mathrm{T}_{J}=+50^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1 )

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Low to DOUT Delay |  | $C_{L}=10 \mathrm{pF}$ | 4 |  | 45 | ns |
| SERIAL-INTERFACE TIMING |  |  |  |  |  |  |
| SCLK Frequency |  |  |  |  | 20 | MHz |
| SCLK Pulse-Width High | ${ }^{\text {t }} \mathrm{CH}$ |  | 20 |  |  | ns |
| SCLK Pulse-Width Low | ${ }^{\text {t }}$ LL |  | 20 |  |  | ns |
| $\overline{\mathrm{CS}}$ Low to SCLK High Setup | tCSSO |  | 5 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ Low Hold | ${ }^{\text {t }}$ CSHO |  | 0 |  |  | ns |
| $\overline{\mathrm{CS}}$ High to SCLK High Setup | ${ }^{\text {t CSS } 1}$ |  | 20 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ High Hold | ${ }^{\text {t }}$ CSH1 |  | 20 |  |  | ns |
| DIN to SCLK High Setup | ${ }_{\text {t }}$ D |  | 10 |  |  | ns |
| DIN to SCLK High Hold | ${ }_{\text {t }}$ H |  | 10 |  |  | ns |
| $\overline{\mathrm{CS}}$ High to $\overline{\mathrm{LD}}$ Low Hold | ${ }^{\text {t }}$ CSHLD |  | 20 |  |  | ns |
| $\overline{\mathrm{CS}}$ High Pulse Width | ${ }^{\text {t CSWW }}$ |  | 20 |  |  | ns |
| $\overline{\mathrm{LD}}$ Low Pulse Width | tLDW |  | 20 |  |  | ns |
| $V_{\text {L }}$ Rising to $\overline{\mathrm{CS}}$ Low |  | Power-on delay |  | 2 |  | $\mu \mathrm{s}$ |
| TEMPERATURE SENSOR |  |  |  |  |  |  |
| Nominal Voltage |  | $\mathrm{T}_{J}=+70^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{M} \Omega$ |  | 3.43 |  | V |
| Temperature Coefficient |  |  |  | +10 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Output Resistance |  |  |  | 17 |  | $\mathrm{k} \Omega$ |
| POWER SUPPLIES |  |  |  |  |  |  |
| Positive Supply Voltage | $V_{\text {DD }}$ | (Note 20) | 7.6 | 8 | 8.4 | V |
| Negative Supply Voltage | $V_{S S}$ | (Note 20) | -5.25 | -5 | -4.75 | V |
| Logic Supply Voltage | $\mathrm{V}_{\mathrm{L}}$ |  | 2.3 | 3 | 3.6 | V |
| Switch Positive Supply Voltage | $\mathrm{V}_{\text {DDSW }}$ | (Notes 20, 21) | 24.1 | 24.6 | 25.1 | V |
| Switch Positive Supply Voltage | V ${ }_{\text {DDSW }}$ | (Notes 20, 22) | 14.5 | 15 | 15.5 | V |
| Switch Negative Supply Voltage | $\mathrm{V}_{\text {SSSW }}$ | (Note 20) | -1.4 | -1.25 | -1.1 | V |
| Positive Supply Current | IDD | f OUT $=0 \mathrm{MHz}$ |  | 105 | 120 | mA |
| Negative Supply Current | ISS | f OUT $=0 \mathrm{MHz}$ |  | 105 | 120 | mA |
| Logic Supply Current | IL | f OUT $=0 \mathrm{MHz}$ |  | 1 | 4 | mA |
| Switch Positive Supply Current | IDDSW | f OUT $=0 \mathrm{MHz}$ |  | 2 | 6 | mA |
| Switch Negative Supply Current | ISSSW | f OUT $=0 \mathrm{MHz}$ |  | 1.5 | 5 | mA |
| Static Power Dissipation |  | f OUT $=0 \mathrm{MHz}$ |  | 1.35 | 1.56 | W |
| Operating Power Dissipation |  | $\mathrm{fOUT}=100 \mathrm{Mbps}$ (Note 23) |  | 1.45 |  | W |

# Quad, Ultra-Low-Power, <br> 200Mbps ATE Drivers/Comparators 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=+24.6 \mathrm{~V}, \mathrm{~V}_{\text {SSSW }}=-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPH}}=+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPLO}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDV}}=0 \mathrm{~V}, \mathrm{LOAD} \operatorname{EN}\right.$ LOW_ = LOAD EN HIGH_ = 0, SWEN $=1, \mathrm{~T}_{J}=+70^{\circ} \mathrm{C}$ with an accuracy of $\pm 15^{\circ} \mathrm{C}$. Specification compliance with supply and temperature variations is verified by guard-banding mean shifts of characterization data, unless otherwise noted. All temperature coefficients measured at $T_{J}=+50^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

Note 1: All minimum and maximum DC, rise/fall time at +3 V swing tests are $100 \%$ production tested. The propagation-delay data to output and propagation-delay comparator tests are guaranteed by design. All specifications are with DUT_ and PMU_ electrically isolated, unless otherwise noted.
Note 2: Resistance measurements are made using $\pm 2.5 \mathrm{~mA}$ current changes in the loading instrument about the noted value. Absolute value of the difference in measured resistance over the specified range, tested separately for each current polarity. Test conditions are at IDUT_ $= \pm 1 \mathrm{~mA}, \pm 12 \mathrm{~mA}$, and $\pm 40 \mathrm{~mA}$, respectively.
Note 3: Relative to a straight line through OV and +3 V .
Note 4: $\quad V_{D H V}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}$, unless otherwise specified. DATA_ and RCV_ $\mathrm{V}_{\mathrm{HIGH}}=+2 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOW}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BBI}}=+1.5 \mathrm{~V}$.
Note 5: Current supplied for a minimum of 10 ns . Verified to be greater than or equal to DC drive current by design and characterization.
Note 6: Undershoot is any reflection of the signal back towards its starting voltage after it has reached $90 \%$ of its swing. Preshoot is any aberration in the signal before it reaches $10 \%$ of its swing.
Note 7: At the minimum voltage swing, undershoot is less than $20 \%$. DHV_ and DLV_ references are adjusted to result in the specified swing.
Note 8: At this pulse width, the output reaches at least $90 \%$ of its nominal (DC) amplitude. The pulse width is measured at DATA_.
Note 9: With the exception of offset and gain/CMRR tests, reference input values are calibrated for offset and gain.
Note 10: Measured by using a servo to locate comparator thresholds.
Note 11: Unless otherwise noted, all propagation delays are measured at $40 \mathrm{MHz}, \mathrm{V}_{\mathrm{DUT}_{-}}=0$ to $+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{CHV}}=\mathrm{V}_{\mathrm{CLV}_{-}}=+0.5 \mathrm{~V}$, $t_{R}=t_{F}=500 \mathrm{ps}, Z_{S}=50 \Omega$, driver in high-impedance mode. Comparator outputs are terminated with $50 \Omega$ to GND. Measured from $V_{\text {DUT_ }}$ crossing calibrated CHV_/CLV_ threshold to midpoint of nominal comparator output swing.
Note 12: $V_{\text {DUT_ }}=200 \mathrm{mV} V_{\text {P-P. }}$. Propagation delay is compared to a reference time at +2 V .
Note 13: Operāting output voltage/current range of passive load and PMU force switch at +24.6 V supply. See Figure 1.
Note 14: LOAD EN LOW_ = LOAD EN HIGH_ = 1 .
Note 15: Waveform settles to within $5 \%$ of final value into $100 \mathrm{k} \Omega$ load.
Note 16: $\mathrm{I}_{\mathrm{PMU}}= \pm 2 \mathrm{~mA}$ at $\mathrm{V}_{\text {FORCE }}=-1 \mathrm{~V},+11.5 \mathrm{~V}$, and +24 V . Percent variation relative to value calculated at $\mathrm{V}_{\text {FORCE }}=+11.5 \mathrm{~V}$.
Note 17: Time to return to the specified maximum leakage after a $+3 \mathrm{~V},+4 \mathrm{~V} / \mathrm{ns}$ step at DUT_.
Note 18: Load at end of $2 n s$ transmission line; for stability only, AC performance could be degraded.
Note 19: The driver meets all of its timing specifications at the specified digital input voltages.
Note 20: Specifications are simulated and characterized over the full power-supply range. Production tests are performed with power supplies at typical values.
Note 21: DUT_ (pin switch off), PMU_ maximum voltage is +24 V .
Note 22: DUT_ ( $^{\text {pin switch off), }}$ PMU_ maximum voltage is +10 V .
Note 23: All channels driven at $3 \mathrm{~V}_{\mathrm{P}-\mathrm{P},}$ load $=2 \mathrm{~ns}, 50 \Omega$ transmission line terminated with 3 pF .

## MAX19005 <br> Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators



Figure 1. Operating Ranges
$\qquad$

# MAX19005 <br> Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators 

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=24.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SSSW}}=1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPHI}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPLO}}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDV }}=0 \mathrm{~V}, \mathrm{LOAD} \mathrm{EN}\right.$ LOW $=$ LOAD EN HIGH $=0$, SWEN $=1$, temperature coefficients $T_{J}=+70^{\circ} \mathrm{C}$ are measured at $\mathrm{T}_{J}=+50^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$, unless otherwise noted.)

$\qquad$

MAX19005
Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=24.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SSSW}}=1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPHI}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPLO}}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDV }}=0 \mathrm{~V}, \mathrm{LOAD} \mathrm{EN} L O W=\right.$ LOAD EN HIGH $=0$, SWEN $=1$, temperature coefficients $T_{J}=+70^{\circ} \mathrm{C}$ are measured at $\mathrm{T}_{J}=+50^{\circ} \mathrm{C}$, to $+90^{\circ} \overline{\mathrm{C}}$ unless otherwise noted.)


DRIVER LINEARITY ERROR
vs. OUTPUT VOLTAGE


DRIVER GAIN
vs. TEMPERATURE


DRIVE-TO-HIGH-IMPEDANCE
TRANSITION

$2.5 n \mathrm{n} / \mathrm{div}$
CROSSTALK, DUT_DRIVEN BY DHV_ WITH DLV_VARIED


DRIVER OFFSET
vs. TEMPERATURE


DRIVER LINEARITY ERROR
vs. OUTPUT VOLTAGE


CROSSTALK, DUT_DRIVEN BY
DLV_WITH DHV_VARIED


COMPARATOR OUTPUT RESPONSE

2.0ns/div

MAX19005
Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDSW}}=24.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SSSW}}=1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPHI}}=1 \mathrm{~V}, \mathrm{~V}_{\text {COMPLO }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDV }}=0 \mathrm{~V}\right.$, LOAD EN LOW $=$ LOAD EN HIGH $=0$, SWEN $=1$, temperature coefficients $T_{J}=+70^{\circ} \mathrm{C}$ are measured at $\mathrm{T}_{J}=+50^{\circ} \mathrm{C}$, to $+90^{\circ} \overline{\mathrm{C}}$ unless otherwise noted.)


# MAX19005 Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators 

Typical Operating Characteristics (continued)
$\left(V_{D D}=8 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=3 \mathrm{~V}, \mathrm{~V}_{\text {DDSW }}=24.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SSSW}}=1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMPHI}}=1 \mathrm{~V}, \mathrm{~V}_{\text {COMPLO }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDV_ }}=0 \mathrm{~V}, \mathrm{LOAD}\right.$ EN LOW $=$ LOAD EN HIGH $=0$, SWEN $=1$, temperature coefficients $T_{J}=+70^{\circ} \mathrm{C}$ are measured at $\mathrm{T}_{J}=+50^{\circ} \mathrm{C}$, to $+90^{\circ} \mathrm{C}$ unless otherwise noted.)


## MAX19005 Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

Pin Configuration


# Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | DATA1 | Channel 1 Multiplexer Control Input. Selects the driver 1 input from DHV1 or DLV1 in drive mode. See Table 1 and Figure 2. |
| 2 | RCV1 | Channel 1 Multiplexer Control Input. Sets the channel 1 mode to drive or receive. See Table 1 and Figure 2. |
| $\begin{gathered} 3,13,45,50, \\ 53,57 \end{gathered}$ | $\mathrm{V}_{\text {SS }}$ | Negative Power-Supply Input |
| 4 | CMPH1 | Channel 1 High-Side Comparator Output |
| 5 | CMPL1 | Channel 1 Low-Side Comparator Output |
| 6 | DATA2 | Channel 2 Multiplexer Control Input. Selects the driver 2 input from DHV2 or DLV2 in drive mode. See Table 1 and Figure 2. |
| 7 | RCV2 | Channel 2 Multiplexer Control Input. Sets the channel 2 mode to drive or receive. See Table 1 and Figure 2. |
| $\begin{gathered} 8,18,42,47, \\ 52,56,60 \end{gathered}$ | $V_{D D}$ | Positive Power-Supply Input |
| 9 | CMPH2 | Channel 2 High-Side Comparator Output |
| 10 | CMPL2 | Channel 2 Low-Side Comparator Output |
| 11 | CMPL3 | Channel 3 Low-Side Comparator Output |
| 12 | CMPH3 | Channel 3 High-Side Comparator Output |
| 14 | RCV3 | Channel 3 Multiplexer Control Input. Sets the channel 3 mode to drive or receive. See Table 1 and Figure 2. |
| 15 | DATA3 | Channel 3 Multiplexer Control Input. Selects the driver 3 input from DHV3 or DLV3 in drive mode. See Table 1 and Figure 2. |
| 16 | CMPL4 | Channel 4 Low-Side Comparator Output |
| 17 | CMPH4 | Channel 4 High-Side Comparator Output |
| 19 | RCV4 | Channel 4 Multiplexer Control Input. Sets the channel 4 mode to drive or receive. See Table 1 and Figure 2. |
| 20 | DATA4 | Channel 4 Multiplexer Control Input. Selects driver 4 input from DHV4 or DLV4 in drive mode. See Table 1 and Figure 2. |
| 21 | DHV4 | Channel 4 Driver High-Voltage Input |
| 22 | DLV4 | Channel 4 Driver Low-Voltage Input |
| 23 | $V_{\text {BBI }}$ | DATA_/RCV_ Threshold Voltage Input |
| 24 | CHV4 | Channel 4 High-Side Comparator Threshold Voltage Input |
| 25 | CLV4 | Channel 4 Low-Side Comparator Threshold Voltage Input |
| 26 | DHV3 | Channel 3 Driver High-Voltage Input |
| 27 | DLV3 | Channel 3 Driver Low-Voltage Input |
| 28, 39, 51, 73 | GND | Analog Ground |
| 29 | CHV3 | Channel 3 High-Side Comparator Threshold Voltage Input |
| 30 | CLV3 | Channel 3 Low-Side Comparator Threshold Voltage Input |
| 31 | DGND | Digital Ground Connection |

# Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators 

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 32 | DOUT | Serial-Interface Data Output |
| 33 | $\overline{\mathrm{LD}}$ | Load Input. Latches data from the serial input register to the control register on rising edge. Transparent when low. |
| 34 | DIN | Serial-Interface Data Input |
| 35 | SCLK | Serial Clock |
| 36 | $\overline{\mathrm{CS}}$ | Chip Select |
| 37 | V | Logic Power-Supply Input |
| 38 | SWEN | PMU Switch and Pin Switch Enable Input |
| 40 | $\mathrm{V}_{\text {SSSW }}$ | PMU Switch and Pin Switch Negative Power-Supply Input |
| 41 | TEMP | Temperature Sensor Output |
| 43 | DUT4 | Channel 4 Device-Under-Test Connection. Driver, comparator, and load I/O node for channel 4. |
| 44 | PMU4 | Channel 4 Parametric Measurement Unit Connection. PMU switch I/O node for channel 4. |
| 46 | $V_{\text {DDSW }}$ | Positive PMU Switch and Pin Switch Power-Supply Input |
| 48 | DUT3 | Channel 3 Device-Under-Test Connection. Driver, comparator, and load I/O node for channel 3. |
| 49 | PMU3 | Channel 3 Parametric Measurement Unit Connection. PMU switch I/O node for channel 3. |
| 54 | PMU2 | Channel 2 Parametric Measurement Unit Connection. PMU switch I/O node for channel 2. |
| 55 | DUT2 | Channel 2 Device-Under-Test Connection. Driver, comparator, and load I/O node for channel 2. |
| 58 | PMU1 | Channel 1 Parametric Measurement Unit Connection. PMU switch I/O node for channel 1. |
| 59 | DUT1 | Channel 1 Device-Under-Test Connection. Driver, comparator, and load I/O node for channel 1. |
| 61, 64 | N.C. | No Connection. Not internally connected. |
| 62 | SENSE | PMU Sense Connection |
| 63 | FORCE | PMU Force Connection |
| 65 | COMPLO | Comparator Output Low-Voltage Reference Input |
| 66 | COMPHI | Comparator Output High-Voltage Reference Input |
| 67 | LDV4 | Channel 4 Load Voltage Input |
| 68 | LDV3 | Channel 3 Load Voltage Input |
| 69 | LDV2 | Channel 2 Load Voltage Input |
| 70 | LDV1 | Channel 1 Load Voltage Input |
| 71 | CLV2 | Channel 2 Low-Side Comparator Threshold Voltage Input |
| 72 | CHV2 | Channel 2 High-Side Comparator Threshold Voltage Input |
| 74 | DLV2 | Channel 2 Driver Low-Voltage Input |
| 75 | DHV2 | Channel 2 Driver High-Voltage Input |
| 76 | CLV1 | Channel 1 Low-Side Comparator Threshold Voltage Input |
| 77 | CHV1 | Channel 1 High-Side Comparator Threshold Voltage Input |
| 78 | $\mathrm{V}_{\text {BBO }}$ | Comparator Output Threshold Voltage Output |
| 79 | DLV1 | Channel 1 Driver Low-Voltage Input |
| 80 | DHV1 | Channel 1 Driver High-Voltage Input |
| - | EP | Exposed Pad. Leave unconnected or connect to GND. |

MAX19005 Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators


Figure 2. Block Diagram

# Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators 

## Detailed Description

The MAX19005 is a four-channel, ultra-low-power, pin-electronics IC for automated test equipment that includes, for each channel, a two-level pin driver, a window comparator, a passive load, and a Kelvin instrument connection (Figure 2). All functions feature a -1 V to +5.2 V operating range and the drivers include a highimpedance mode. The comparators feature programmable output voltages, allowing optimization for different CMOS interface standards. The loads have selectable output resistance for optimizing DUT_ current loading. The Kelvin paths allow accurate connection of an instrument with $\pm 25 \mathrm{~mA}$ source/sink capability. Additionally, the IC offers a low-leakage mode that reduces DUT_ leakage current to less than 20nA.
Each of the four channels feature single-ended CMOScompatible inputs (DATA_ and RCV_) for control of the driver signal path (Figure 3). The IC mode operations


Figure 3. Multiplexer and Driver Channel
are programmed through a 3-wire, low-voltage CMOScompatible serial interface.
The driver input is a high-speed multiplexer that selects one of two voltage inputs: DHV_ and DLV_. This switching is controlled by high-speed inputs DATA_ and RCV_. DATA_ and RCV_ are single-ended inputs with threshold levels (VBBI). Each channel's threshold levels are independently buffered to minimize crosstalk.
DUT_ can be toggled at high speed between the buffer output and high-impedance mode, or it can be placed into low-leakage mode (Figure 3, Table 1). High-speed input RCV_ and mode-control bit LLEAK_ control these modes. In high-impedance mode, the bias current at DUT_ is less than $2 \mu \mathrm{~A}$ over the -1 V to +5.2 V range, while the node maintains its ability to track high-speed signals. In low-leakage mode, the bias current at DUT_ is further reduced to less than 20nA, and signal tracking slows.
The nominal driver output resistance is $49.5 \Omega$.

## Comparators

The IC provides two independent high-speed comparators for each channel. Each comparator has one input connected internally to DUT_ and the other input connected to either $\mathrm{CHV}_{-}$or $\mathrm{CLV}_{-}$(Figure 2). Comparator outputs are a logical result of the input conditions, as indicated in Table 2.
The comparator output voltages are easily interfaced to a wide variety of logic standards. Use buffered inputs COMPHI and COMPLO to set the high and low output voltages. For correct operation, COMPHI should be greater than or equal to COMPLO. The comparator $50 \Omega$ output impedance provides source termination (Figure 4). VBBO output voltage is provided, (COMPHI + COMPLO)/2.

Table 1. Component List

| EXTERNAL PIN CONNECTIONS |  |  | INTERNAL REGISTER CONTROL BITS |  | DRIVER STATUS | PIN SWITCHSTATUS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RCV | DATA | SWEN | PIN EN | LLEAK |  |  |
| 0 | 0 | 1 | 1 | 0 | DUT_ = DLV_ | Short |
| 0 | 1 | 1 | 1 | 0 | DUT_ = DHV_ | Short |
| 1 | X | 1 | 1 | 0 | High impedance | Short |
| X | X | 0 | X | 0 | OV | Open |
| X | X | X | 0 | 0 | OV | Open |
| X | X | X | X | 1 | OV (low power) | Open |

$X=$ Don't care .

# Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators 

Table 2. Comparator Logic

| CONDITION |  | CMPH_ $^{2}$ | CMPL_ |
| :--- | :--- | :---: | :---: |
| DUT_ < CHV_ | DUT_ < CLV_- | 0 | 0 |
| DUT_ < CHV_ | DUT_ > CLV_- | 0 | 1 |
| DUT_ > CHV_ | DUT_ < CLV_- | 1 | 0 |
| DUT_ > CHV_ | DUT_ > CLV_ | 1 | 1 |



Figure 4. Complementary $50 \Omega$ Comparator Outputs

## Passive Load

The IC channels each feature a passive load consisting of a buffered input voltage (LDV_) connected to DUT_ through two resistive paths (Figure 2). Each path connects to DUT_ individually by a switch controlled through the serial interface. Programming options include none (load disconnected), either, or both paths connected. The loads facilitate fast open/short testing in conjunction with the comparator, and pullup of open-drain DUT_ outputs. See Table 3.

Table 3. Passive Load Logic

| INTERNAL CONTROL BITS |  | PASSIVE LOAD STATUS |
| :---: | :---: | :---: |
| LOAD EN HIGH | $\begin{gathered} \text { LOAD EN } \\ \text { LOW_ }_{-} \end{gathered}$ |  |
| 0 | 0 | Disconnect |
| 0 | 1 | $375 \Omega$ load connect |
| 1 | 0 | $750 \Omega$ load connect |
| 1 | 1 | $750 \Omega$ \|| $375 \Omega$ load connect |

Table 4. PMU Switch Logic

| EXTERNAL <br> CONNECTION | INTERNAL <br> CONTROL BIT | PMU SWITCH <br> STATUS |
| :---: | :---: | :---: |
| SWEN | PMU EN_ |  |
| 0 | $X$ | Open |
| 1 | 0 | Open |
| 1 | 1 | Short |

X = Don't care.

## Parametric Switches

Each of the four IC channels provide force-and-sense paths for connection of a PMU or other DC resource to the device-under-test (Figure 2). Both force and sense switches are simultaneously controlled through the serial interface providing maximum application flexibility. PMU_ and DUT_ are provided on separate pins, allowing designs that do not require the parametric switch feature to avoid the added capacitance of PMU_. It also allows PMU_ to connect to DUT_, either directly or with an impedance-matching network. See Table 4.

Low-Leakage Mode (LLEAK_)
Asserting LLEAK_ through the serial port places the IC into a very-low-leakage state. See the Electrical Characteristics section. This mode is convenient for making IDDQ and PMU measurements without the need for an output disconnect relay. LLEAK_ control is independent for each channel.
When DUT_ is driven with a high-speed signal while LLEAK_ is asserted, the leakage current momentarily increases beyond the limits specified for normal operation. The low-leakage recovery specification in the Electrical Characteristics section indicates device behavior under this condition.

# Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators 

## Temperature Monitor

Each device supplies a single temperature output signal (TEMP) that asserts a nominal +3.43 V output voltage at $\mathrm{a}+70^{\circ} \mathrm{C}(343 \mathrm{~K})$ die temperature. The output voltage increases proportionately with temperature at a rate of $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. The temperature sensor output impedance is $17 \mathrm{k} \Omega$ (typ).

Serial Interface and Device Control
A CMOS-compatible serial interface controls the IC modes (Figure 5). Control data flow into a 12-bit shift register (LSB first) and are latched when $\overline{\mathrm{CS}}$ is taken high. Data from the shift register are then loaded to the per-channel control latches, as determined by bits $\mathrm{D}[8: 11]$ (Figure 5 and Table 5). The latches contain the five mode bits for each channel of the device. The mode bits, in conjunction with external inputs DATA_ and

RCV_, manage the features of each channel. Transfer data asynchronously from the input registers to the channel registers by forcing $\overline{\mathrm{LD}}$ low. With $\overline{\mathrm{LD}}$ always low, data transfer on the rising edge of $\overline{\mathrm{CS}}$.

Heat Removal
With adequate airflow, no external heat sinking is needed under most operating conditions. If excess heat must be dissipated through the exposed pad, solder it to circuitboard copper. The exposed pad must be either left unconnected, isolated, or connected to GND.

Power Minimization
To minimize power consumption, activate only the needed channels. Each channel placed in low-leakage mode saves approximately 240 mW .


Figure 5. Serial Interface

MAX19005 Quad, Ultra-Low-Power, 200Mbps ATE Drivers/Comparators

Table 5. Control Register Bits

| BIT | NAME | FUNCTION | BIT STATE |  | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathbf{0}$ | POWER-UP |  |
| STATE |  |  |  |$]$

$X=$ Don't care .


Figure 6. Serial-Interface Timing

# 200Mbps ATE Drivers/Comparators 

## Ordering Information

| PART | TEMP <br> RANGE | PIN- <br> PACKAGE | HEAT <br> EXTRACTION |
| :---: | :---: | :---: | :---: |
| MAX19005CCS + | $0^{\circ} \mathrm{C}$ to <br> $+70^{\circ} \mathrm{C}$ | 80 <br> TQFP-EP* | Bottom |

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad.

Chip Information
PROCESS: BICMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 80 TQFP-EP | $\mathrm{C} 80 \mathrm{E}+4$ | $\underline{\mathbf{2 1 - 0 1 1 5}}$ | $\underline{\underline{90-0152}}$ |


| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :---: | :---: |
| 0 | $12 / 11$ | Initial release | - |

