## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China


## General Description

The MAX19707 is an ultra-low-power, mixed-signal analog front-end (AFE) designed for power-sensitive communication equipment. Optimized for high dynamic performance at ultra-low power, the device integrates a dual, 10-bit, 45Msps receive (Rx) ADC; dual, 10-bit, 45Msps transmit (Tx) DAC; three fast-settling 12-bit aux-DAC channels for ancillary RF front-end control; and a 10-bit, 333ksps housekeeping aux-ADC. The typical operating power in Tx-Rx FAST mode is 84.6 mW at a 45 MHz clock frequency.
The Rx ADCs feature 54.2dB SNR and 71.2dBc SFDR at $f_{\mathrm{IN}}=5.5 \mathrm{MHz}$ and $\mathrm{fCLK}=45 \mathrm{MHz}$. The analog I/Q input amplifiers are fully differential and accept 1.024VP-P full-scale signals. Typical I/Q channel matching is $\pm 0.03^{\circ}$ phase and $\pm 0.01 \mathrm{~dB}$ gain.
The Tx DACs feature 73.2 dBc SFDR at fout $=2.2 \mathrm{MHz}$ and fCLK $=45 \mathrm{MHz}$. The analog $\mathrm{I} / \mathrm{Q}$ full-scale output voltage is $\pm 400 \mathrm{mV}$ differential. The Tx DAC common-mode DC level is programmable from 0.71 V to 1.05 V . The I/Q channel offset is programmable to optimize radio lineup sideband/carrier suppresion. The typical I/Q channel matching is $\pm 0.01 \mathrm{~dB}$ gain and $\pm 0.07^{\circ}$ phase.
The Rx ADC and Tx DAC share a single, 10 -bit parallel, high-speed digital bus allowing half-duplex operation for time-division duplex (TDD) applications. A 3-wire serial interface controls power-management modes, the aux-DAC channels, and the aux-ADC channels.
The MAX19707 operates on a single 2.7 V to 3.3 V analog supply and 1.8 V to 3.3 V digital I/O supply. The MAX19707 is specified for the extended $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) temperature range and is available in a 48-pin, thin QFN package. The Selector Guide at the end of the data sheet lists other pin-compatible versions in this AFE family.

|  | Applications |
| :--- | :--- |
| WiMAX CPEs | VoIP Terminals |
| $802.11 \mathrm{a} / \mathrm{b} / \mathrm{g}$ WLAN | Portable Communication |
|  | Equipment |

Ordering Information

| PART* | PIN-PACKAGE | PKG CODE |
| :---: | :---: | :---: |
| MAX19707ETM | 48 Thin QFN-EP** | T4877-4 |
| MAX19707ETM + | 48 Thin QFN-EP** | T4877-4 |

${ }^{*}$ All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating range.
${ }^{* *} E P=$ Exposed paddle.
+Denotes lead-free package.

Features
Dual, 10-Bit, 45Msps Rx ADC and Dual, 10-Bit,
45Msps Tx DAC
Ultra-Low Power
84.6mW at fcLk $=45 \mathrm{MHz}$, Fast Mode
77.1mW at fclk $=45 \mathrm{MHz}$, Slow Mode
Low-Current Standby and Shutdown Modes
Programmable Tx DAC Common-Mode DC Level
and I/Q Offset Trim
Excellent Dynamic Performance
SNR = 54.2dB at fin = 5.5MHz (Rx ADC)
SFDR = 73.2dBc at fout = 2.2MHz (Tx DAC)
Three 12-Bit, 1 $\mu \mathrm{l}$ Aux-DACs
10-Bit, 333ksps Aux-ADC with 4:1 Input Mux and
Data Averaging
Excellent Gain/Phase Match
$\pm 0.03^{\circ}$ Phase, $\pm 0.01 \mathrm{~dB}$ Gain (Rx ADC) at
fin =5.5MHz
Multiplexed Parallel Digital I/O
Serial-Interface Control
Versatile Power-Control Circuits
Shutdown, Standby, Idle, Tx/Rx Disable
Miniature 48-Pin Thin QFN Package
(7mm x 7mm x 0.8mm)
Pin Configuration


Functional Diagram and Selector Guide appear at end of data sheet.

# 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End 

## ABSOLUTE MAXIMUM RATINGS

| VDD to GND, OVDD to OGND | -0.3V to +3.6V |
| :---: | :---: |
| GND to OGND | 3 V to +0.3 V |
| AP, IAN, QAP, QAN, IDP, IDN |  |
| QDN, DAC1, DAC2, DAC3 to | -0.3V to VDD |
| ADC1, ADC2 to GND. | -0.3V to (VDD + 0.3V) |
| REFP, REFN, REFIN, COM to | to (VDD + 0.3V)D0-D9, |
| OUT, T//R, SHDN, SCLK, DIN |  |
| CLK to OGND | -0.3V to (OVDD + 0.3V) |

Continuous Power Dissipation ( $\mathrm{T} A=+70^{\circ} \mathrm{C}$ )
48 -Pin Thin QFN (derate $27.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .....2.22W
Thermal Resistance OJA ................................................. $36^{\circ} \mathrm{C} / \mathrm{W}$ Operating Temperature Range ........................... $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature ...................................................... $150^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f}_{\mathrm{CLK}}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ CCOM $=0.33 \mu \mathrm{~F}$, unless otherwise noted. $\mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Analog Supply Voltage | VDD |  | 2.7 | 3.0 | 3.3 | V |
| Output Supply Voltage | OVDD |  | 1.8 |  | VDD | V |
| VDD Supply Current |  | Ext1-Tx, Ext3-Tx, and SPI2-Tx states; transmit DAC operating mode (Tx): fCLK $=45 \mathrm{MHz}$, fOUT $=2.2 \mathrm{MHz}$ on both channels; aux-DACs ON and at midscale, aux-ADC ON |  | 16.5 |  | mA |
|  |  | Ext2-Tx, Ext4-Tx, and SPI4-Tx states; transmit DAC operating mode (Tx): fCLK $=45 \mathrm{MHz}$, fOUT $=2.2 \mathrm{MHz}$ on both channels; aux-DACs ON and at midscale, aux-ADC ON |  | 29.8 | 35 |  |
|  |  | Ext1-Rx, Ext4-Rx, and SPI3-Rx states; receive ADC operating mode (Rx): $\mathrm{f}_{\mathrm{CL}}=45 \mathrm{MHz}, \mathrm{f} \mathrm{I}=5.5 \mathrm{MHz}$ on both channels; aux-DACs ON and at midscale, aux-ADC ON |  | 28.2 | 34 |  |
|  |  | Ext2-Rx, Ext3-Rx, and SPI1-Rx states; receive ADC operating mode ( $\mathrm{R} x$ ): $\mathrm{f}_{\mathrm{CLK}}=45 \mathrm{MHz}, \mathrm{fiN}_{\mathrm{I}}=5.5 \mathrm{MHz}$ on both channels; aux-DACs ON and at midscale, aux-ADC ON |  | 25.7 |  |  |

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 p F$ on all digital outputs, fcLK $=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ CCOM $=0.33 \mu \mathrm{~F}$, unless otherwise noted. $\mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)


## 10-Bit, 45Msps, Ultra-Low-Power <br> Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 \mathrm{~V}, \mathrm{OV}_{\mathrm{DD}}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $\mathrm{CL} \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ CCOM $=0.33 \mu \mathrm{~F}$, unless otherwise noted. $\mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rx ADC ANALOG INPUT |  |  |  |  |  |  |
| Input Differential Range | VID | Differential or single-ended inputs |  | $\pm 0.512$ |  | V |
| Input Common-Mode Voltage Range | $V_{C M}$ |  |  | VDD/2 |  | V |
| Input Impedance | RIN | Switched capacitor load |  | 120 |  | $\mathrm{k} \Omega$ |
|  | CIN |  |  | 5 |  | pF |
| Rx ADC CONVERSION RATE |  |  |  |  |  |  |
| Maximum Clock Frequency | fCLK | (Note 2) |  |  | 45 | MHz |
| Data Latency (Figure 3) |  | Channel I |  | 5 |  | Clock Cycles |
|  |  | Channel Q |  | 5.5 |  |  |
| Rx ADC DYNAMIC CHARACTERISTICS (Note 3) |  |  |  |  |  |  |
| Signal-to-Noise Ratio | SNR | $\mathrm{f}_{\mathrm{IN}}=5.5 \mathrm{MHz}, \mathrm{fCLK}=45 \mathrm{MHz}$ | 52.5 | 54.2 |  | dB |
|  |  | $\mathrm{fiN}^{\mathrm{I}}=22 \mathrm{MHz}, \mathrm{fCLK}=45 \mathrm{MHz}$ |  | 54.1 |  |  |
| Signal-to-Noise Plus Distortion | SINAD | $\mathrm{f}_{\mathrm{IN}}=5.5 \mathrm{MHz}, \mathrm{fCLK}=45 \mathrm{MHz}$ | 52.2 | 54.1 |  | dB |
|  |  | $\mathrm{f} / \mathrm{N}=22 \mathrm{MHz}, \mathrm{f} \mathrm{CLK}=45 \mathrm{MHz}$ |  | 54 |  |  |
| Spurious-Free Dynamic Range | SFDR | $\mathrm{f} \mathrm{IN}=5.5 \mathrm{MHz}, \mathrm{fCLK}=45 \mathrm{MHz}$ | 62.1 | 71.2 |  | dBc |
|  |  | $\mathrm{f} / \mathrm{N}=22 \mathrm{MHz}, \mathrm{fCLK}=45 \mathrm{MHz}$ |  | 70.4 |  |  |
| Third-Harmonic Distortion | HD3 | $\mathrm{f} \mathrm{IN}=5.5 \mathrm{MHz}, \mathrm{fCLK}=45 \mathrm{MHz}$ |  | -78.1 |  | dBc |
|  |  | $\mathrm{f} / \mathrm{N}=22 \mathrm{MHz}, \mathrm{f} \mathrm{CLK}=45 \mathrm{MHz}$ |  | -73.1 |  |  |
| Intermodulation Distortion | IMD | $\begin{aligned} & f_{1}=1.8 \mathrm{MHz},-7 \mathrm{dBFS} ; \\ & \mathrm{f}_{2}=1 \mathrm{MHz},-7 \mathrm{dBFS} \end{aligned}$ |  | -68.6 |  | dBc |
| Third-Order Intermodulation Distortion | IM3 | $\begin{aligned} & f_{1}=1.8 \mathrm{MHz},-7 \mathrm{dBFS} ; \\ & \mathrm{f}_{2}=1 \mathrm{MHz},-7 \mathrm{dBFS} \end{aligned}$ |  | -79.2 |  | dBc |
| Total Harmonic Distortion | THD | $\mathrm{f}_{\mathrm{IN}}=5.5 \mathrm{MHz}, \mathrm{f} \mathrm{CLK}=45 \mathrm{MHz}$ |  | -68.4 | -61.5 | dBc |
|  |  | $\mathrm{f} \mathrm{I}=22 \mathrm{MHz}, \mathrm{fCLK}=45 \mathrm{MHz}$ |  | -68.8 |  |  |
| Aperture Delay |  |  |  | 3.5 |  | ns |
| Overdrive Recovery Time |  | 1.5 x full-scale input |  | 2 |  | ns |
| Rx ADC INTERCHANNEL CHARACTERISTICS |  |  |  |  |  |  |
| Crosstalk Rejection |  | $\mathrm{finX}_{\mathrm{I}}^{\mathrm{X}}, \mathrm{Y}=5.5 \mathrm{MHz}$ at $-0.5 \mathrm{dBFS}, \mathrm{f}_{\mathrm{INX}} \mathrm{Y}=1.8 \mathrm{MHz}$ at -0.5 dBFS (Note 4) |  | -90 |  | dB |
| Amplitude Matching |  | $\mathrm{fiN}=5.5 \mathrm{MHz}$ at -0.5 dBFS (Note 5) |  | $\pm 0.01$ |  | dB |
| Phase Matching |  | $\mathrm{fiN}=5.5 \mathrm{MHz}$ at -0.5 dBFS (Note 5) |  | $\pm 0.03$ |  | Degrees |

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f}_{\mathrm{CLK}}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ $C_{C O M}=0.33 \mu \mathrm{~F}$, unless otherwise noted. $\mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)


## 10-Bit, 45Msps, Ultra-Low-Power <br> Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V D D=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, fcLK $=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}$, differential Rx ADC input, differential $\operatorname{Tx}$ DAC output, $\mathrm{C}_{\text {REFP }}=\mathrm{C}_{\text {REFN }}=$ CCOM $=0.33 \mu \mathrm{~F}$, unless otherwise noted. $\mathrm{CL}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |

## Rx ADC-Tx DAC INTERCHANNEL CHARACTERISTICS

| Receive Transmit Isolation | $A D C ~ f i N I=f i N Q=5.5 \mathrm{MHz}, \mathrm{DAC}$ fouti $=$ <br> $\mathrm{fOUTQ}=2.2 \mathrm{MHz}, \mathrm{fCLK}=45 \mathrm{MHz}$ | 85 | dB |
| :--- | :---: | :--- | :---: | :---: |
| AUXILIARY ADC (ADC1, ADC2) |  |  |  |


| Resolution | N |  | 10 | Bits |
| :--- | :---: | :--- | :---: | :---: |
| Full-Scale Reference | $V_{\text {REF }}$ |  | AD1 = 0 (default) | 2.048 |
|  |  |  | AD1 $=1$ | V |
| Analog Input Range |  | Vt DC | 0 to <br> $V_{\text {REF }}$ | V |
| Analog Input Impedance |  | Measured at unselected input from 0 to <br> VREF | 500 | $\mathrm{k} \Omega$ |
| Input-Leakage Current |  | GE | Includes reference error | $\pm 0.1$ |

AUXILIARY DACs (DAC1, DAC2, DAC3)

| Resolution | N | (Note 6) | 12 | Bits |
| :--- | :---: | :--- | :---: | :---: |
| Integral Nonlinearity | INL |  | $\pm 1.25$ | LSB |
| Differential Nonlinearity | DNL | Guaranteed monotonic over codes 100 to <br> 4000 (Note 6) | -1.0$\pm 0.65$ | +1.1 | LSB

Rx ADC-Tx DAC TIMING CHARACTERISTICS

| CLK Rise to Channel-I Output Data <br> Valid | tDOI | Figure 3 (Note 6) | 5.4 | 6.5 | 8.1 |
| :--- | :---: | :--- | :--- | :---: | :---: |
| CLK Fall to Channel-Q Output <br> Data Valid | tDOQ | Figure 3 (Note 6) | 7.3 | 8.8 | 11.1 |
| I-DAC DATA to CLK Fall Setup <br> Time | tDSI | Figure 5 (Note 6) | 9 | ns |  |

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=45 \mathrm{MHz}(50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}$, differential RxADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ $\mathrm{C}_{\mathrm{COM}}=0.33 \mu \mathrm{~F}$, unless otherwise noted. $\mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN $\quad$ TYP | MAX |
| :--- | :---: | :--- | :---: | :---: |
| Q-DAC DATA to CLK Rise Setup <br> Time | tDSQ | Figure 5 (Note 6) | 9 | ns |
| CLK Fall to I-DAC Data Hold Time | tDHI | Figure 5 (Note 6) | -4 | ns |
| CLK Rise to Q-DAC Data Hold <br> Time | tDHQ | Figure 5 (Note 6) | -4 | ns |
| CLK Duty Cycle |  |  | 50 | $\%$ |
| CLK Duty-Cycle Variation |  |  | $\pm 15$ | $\%$ |
| Digital Output Rise/Fall Time |  | $20 \%$ to 80\% | 2.6 | ns |
| Sill |  |  |  |  |

SERIAL-INTERFACE TIMING CHARACTERISTICS (Figure 6, Note 6)

| Falling Edge of $\overline{\mathrm{CS}}$ to Rising Edge of First SCLK Time | tcss |  | 10 | ns |
| :---: | :---: | :---: | :---: | :---: |
| DIN to SCLK Setup Time | tDS |  | 10 | ns |
| DIN to SCLK Hold Time | tDH |  | 0 | ns |
| SCLK Pulse-Width High | tch |  | 25 | ns |
| SCLK Pulse-Width Low | tCL |  | 25 | ns |
| SCLK Period | tcP |  | 50 | ns |
| SCLK to $\overline{C S}$ Setup Time | tcs |  | 10 | ns |
| $\overline{\mathrm{CS}}$ High Pulse Width | tcsw |  | 80 | ns |
| $\overline{\mathrm{CS}}$ High to DOUT Active High | tCSD | Bit ADO set | 200 | ns |
| $\overline{\mathrm{CS}}$ High to DOUT Low (Aux-ADC Conversion Time) | tconv | Bit ADO set, no averaging (see Table 14), $\mathrm{f}_{\mathrm{CLK}}=45 \mathrm{MHz}$, <br> CLK divider = 16 (see Table 15) | 4.27 | $\mu \mathrm{s}$ |
| DOUT Low to $\overline{\mathrm{CS}}$ Setup Time | tocs | Bit AD0, AD10 set | 200 | ns |
| SCLK Low to DOUT Data Out | tCD | Bit AD0, AD10 set |  | ns |
| $\overline{\mathrm{CS}}$ High to DOUT High Impedance | tchz | Bit AD0, AD10 set | 200 | ns |
| MODE-RECOVERY TIMING CHARACTERISTICS (Figure 7) |  |  |  |  |
| Shutdown Wake-Up Time | twAKE,SD | From shutdown to $R \times$ mode, ADC settles to within 1dB SINAD | 85.2 | $\mu \mathrm{s}$ |
|  |  | From shutdown to Tx mode, DAC settles to within 10 LSB error | 28.2 |  |
| Idle Wake-Up Time (With CLK) | twAKE,STO | From idle to Rx mode with CLK present during idle, ADC settles to within 1dB SINAD | 9.8 | $\mu \mathrm{s}$ |
|  |  | From idle to Tx mode with CLK present during idle, DAC settles to 10 LSB error | 6.4 |  |
| Standby Wake-Up Time | twAKE,ST1 | From standby to Rx mode, ADC settles to within 1dB SINAD | 13.7 | $\mu \mathrm{s}$ |
|  |  | From standby to Tx mode, DAC settles to 10 LSB error | 24 |  |

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ CCOM $=0.33 \mu \mathrm{~F}$, unless otherwise noted. $\mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable Time from Tx to Rx, (Ext2Tx to Ext2-Rx, Ext4-Tx to Ext4-Rx, and SPI4-Tx to SPI3-Rx States) | tenable, RX | ADC settles to within 1dB SINAD |  | 500 |  | ns |
| Enable Time from Rx to Tx, (Ext1Rx to Ext1-Tx, Ext4-Rx to Ext4-Tx, and SPI3-Rx to SPI4-Tx States) | tenable, TX | DAC settles to within 10 LSB error |  | 500 |  | ns |
| Enable Time from Tx to Rx, (Ext1Tx to Ext1-Rx, Ext3-Tx to Ext3-Rx, and SPI1-Tx to SPI2-Rx States) | tenable, RX | ADC settles to within 1dB SINAD |  | 4.1 |  | $\mu \mathrm{s}$ |
| Enable Time from Rx to Tx, (Ext2Rx to Ext2-Tx, Ext3-Rx to Ext3-Tx, and SPI1-Rx to SPI2-Tx States) | tenable, TX | DAC settles to within 10 LSB error |  | 7.0 |  | $\mu \mathrm{s}$ |
| INTERNAL REFERENCE (VREFIN $=\mathrm{V}_{\text {DD }}$; $\mathrm{V}_{\text {REFP }}$, $\mathrm{V}_{\text {REFN }}$, $\mathrm{V}_{\text {com }}$ levels are generated internally) |  |  |  |  |  |  |
| Positive Reference |  | VREFP - VCOM |  | 0.256 |  | V |
| Negative Reference |  | VREFN - VCOM |  | -0.256 |  | V |
| Common-Mode Output Voltage | $V_{\text {com }}$ |  | $\begin{array}{\|c} V_{D D} / 2 \\ -0.15 \end{array}$ | $V_{D D} / 2$ | $\begin{aligned} & V_{D D} / 2 \\ & +0.15 \end{aligned}$ | V |
| Maximum REFP/REFN/COM Source Current | IsOURCE |  |  | 2 |  | mA |
| Maximum REFP/REFN/COM Sink Current | ISINK |  |  | 2 |  | mA |
| Differential Reference Output | $V_{\text {REF }}$ | $V_{\text {REFP }}-V_{\text {REF }}$ | +0.489 | +0.512 | +0.534 | V |
| Differential Reference Temperature Coefficient | REFTC |  |  | $\pm 10$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| BUFFERED EXTERNAL REFERENCE (external VREFIN $=1.024 \mathrm{~V}$ applied; $\mathrm{V}_{\text {REFP, }}$, VREFN, $\mathrm{V}_{\text {com }}$ levels are generated internally) |  |  |  |  |  |  |
| Reference Input Voltage | VREFIN |  |  | 1.024 |  | V |
| Differential Reference Output | VIIFF | VREFP - VREFN |  | 0.512 |  | V |
| Common-Mode Output Voltage | VCOM |  |  | VDD / 2 |  | V |
| Maximum REFP/REFN/COM Source Current | IsOURCE |  |  | 2 |  | mA |
| Maximum REFP/REFN/COM Sink Current | ISINK |  |  | 2 |  | mA |
| REFIN Input Current |  |  |  | -0.7 |  | $\mu \mathrm{A}$ |
| REFIN Input Resistance |  |  |  | 500 |  | $\mathrm{k} \Omega$ |

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 p F$ on all digital outputs, fCLK $=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ $C_{C O M}=0.33 \mu F$, unless otherwise noted. $C_{L}<5 p F$ on all aux-DAC outputs. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.) (Note 1 )


Note 1: Specifications from $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ are guaranteed by production tests. Specifications from $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $-40^{\circ} \mathrm{C}$ are guaranteed by design and characterization.
Note 2: The minimum clock frequency (fclk) for the MAX19707 is 7.5 MHz (typical). The minimum aux-ADC sample rate clock frequency (ACLK) is determined by fCLK and the chosen aux-ADC clock-divider value. The minimum aux-ADC ACLK > $7.5 \mathrm{MHz} / 128=58.6 \mathrm{kHz}$. The aux-ADC conversion time does not include the time to clock the serial data out of the SPITM. The maximum conversion time (for no averaging, NAVG $=1$ ) will be, tconv $(\max )=(12 \times 1 \times 128) / 7.5 \mathrm{MHz}=205 \mu \mathrm{~s}$.
Note 3: SNR, SINAD, SFDR, HD3, and THD are based on a differential analog input voltage of -0.5 dBFS referenced to the amplitude of the digital outputs. SINAD and THD are calculated using HD2 through HD6.
Note 4: Crosstalk rejection is measured by applying a high-frequency test tone to one channel and a low-frequency tone to the second channel. FFTs are performed on each channel. The parameter is specified as the power ratio of the first and second channel FFT test tone.
Note 5: Amplitude and phase matching is measured by applying the same signal to each channel, and comparing the two output signals using a sine-wave fit.
Note 6: Guaranteed by design and characterization.

SPI is a trademark of Motorola, Inc.

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

$\left(V_{D D}=3 \mathrm{~V}, \mathrm{OV} D \mathrm{DD}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $\mathrm{CL} \approx 10 \mathrm{pF}$ on all digital outputs, fcLK $=45 \mathrm{MHz}(50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}$, differential $R \times$ ADC input, differential $T \times$ DAC output, CREFP $=$ CREFN $=$ $\mathrm{C}_{\mathrm{COM}}=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

Typical Operating Characteristics (continued)
$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, fcLK $=45 \mathrm{MHz}(50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ $\mathrm{C}_{\mathrm{COM}}=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

Typical Operating Characteristics (continued)
$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f}_{\mathrm{CLK}}=45 \mathrm{MHz}(50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ $\mathrm{CCOM}=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End 

## Typical Operating Characteristics (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f}_{\mathrm{CLK}}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}$, differential RxADC input, differential $\mathrm{T} \times$ DAC output, CREFP $=$ CREFN $=$ $\mathrm{C}_{\mathrm{COM}}=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

## Typical Operating Characteristics (continued)

$\left(V_{D D}=3 \mathrm{~V}, \mathrm{OV}_{\mathrm{DD}}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $\mathrm{CL} \approx 10 \mathrm{pF}$ on all digital outputs, fcLK $=45 \mathrm{MHz}(50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}$, differential $\mathrm{R} \times \mathrm{ADC}$ input, differential $\mathrm{T} \times$ DAC output, CREFP $=$ CREFN $=$ CCOM $=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


AUX-ADC INTEGRAL NONLINEARITY vs. DIGITAL OUTPUT CODE


AUX-DAC DIFFERENTIAL NONLINEARITY
vs. DIGITAL INPUT CODE


AUX-ADC DIFFERENTIAL NONLINEARITY vs. DIGITAL OUTPUT CODE


Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | REFP | Upper Reference Voltage. Bypass with a $0.33 \mu$ F capacitor to GND as close to REFP as possible. |
| $2,8,11,31$, <br> $33,39,43$ | VDD | Analog Supply Voltage. Supply range from 2.7 V to 3.3 V . Bypass VDD to GND with a combination of <br> a $2.2 \mu$ F capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 3 | IAP | Channel-IA Positive Analog Input. For single-ended operation, connect signal source to IAP. |
| 4 | IAN | Channel-IA Negative Analog Input. For single-ended operation, connect IAN to COM. |
| $5,7,12,32,42$ | GND | Analog Ground. Connect all GND pins to ground plane. |
| 6 | CLK | Conversion Clock Input. Clock signal for both receive ADCs and transmit DACs. |
| 9 | QAN | Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM. |

# 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End 

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 10 | QAP | Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. |
| 13-18, 21-24 | D0-D9 | Digital I/O. Outputs for receive ADC in Rx mode. Inputs for transmit DAC in Tx mode. D9 is the most significant bit (MSB) and DO is the least significant bit (LSB). |
| 19 | OGND | Output-Driver Ground |
| 20 | OVDD | Output-Driver Power Supply. Supply range from 1.8 V to $\mathrm{V}_{\mathrm{DD}}$. Bypass OVDD to OGND with a combination of a $2.2 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 25 | $\overline{\text { SHDN }}$ | Active-Low Shutdown Input. Apply logic-low to place the MAX19707 in shutdown. |
| 26 | DOUT | Aux-ADC Digital Output |
| 27 | T/R | Transmit- or Receive-Mode Select Input. $T / \bar{R}$ logic-low input sets the device in receive mode. A logic-high input sets the device in transmit mode. |
| 28 | DIN | 3 -Wire Serial-Interface Data Input. Data is latched on the rising edge of the SCLK. |
| 29 | SCLK | 3-Wire Serial-Interface Clock Input |
| 30 | $\overline{\mathrm{CS}}$ | 3-Wire Serial-Interface Chip-Select Input. Logic-low enables the serial interface. |
| 34 | ADC2 | Analog Input for Auxiliary ADC |
| 35 | ADC1 | Analog Input for Auxiliary ADC |
| 36 | DAC3 | Analog Output for Auxiliary DAC3 |
| 37 | DAC2 | Analog Output for Auxiliary DAC2 |
| 38 | DAC1 | Analog Output for Auxiliary DAC1 (AFC DAC, VOUT = 1.1V During Power-Up) |
| 40, 41 | IDN, IDP | DAC Channel-ID Differential Voltage Output |
| 44, 45 | QDN, QDP | DAC Channel-QD Differential Voltage Output |
| 46 | REFIN | Reference Input. Connect to V ${ }_{\text {DD }}$ for internal reference. Bypass to GND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 47 | COM | Common-Mode Voltage I/O. Bypass COM to GND with a $0.33 \mu \mathrm{~F}$ capacitor. |
| 48 | REFN | Negative Reference I/O. Rx ADC conversion range is $\pm\left(V_{\text {REFP }}-V_{\text {REFN }}\right)$. Bypass REFN to GND with a $0.33 \mu \mathrm{~F}$ capacitor. |
| - | EP | Exposed Paddle. Exposed paddle is internally connected to GND. Connect EP to the GND plane. |

## Detailed Description

The MAX19707 integrates a dual, 10-bit Rx ADC and a dual, 10-bit Tx DAC while providing ultra-low power and high dynamic performance at a 45 Msps conversion rate. The Rx ADC analog input amplifiers are fully differential and accept 1.024 V P-p full-scale signals. The Tx DAC analog outputs are fully differential with $\pm 400 \mathrm{mV}$ full-scale output, selectable common-mode DC level, and adjustable I/Q offset trim.
The MAX19707 integrates three 12-bit auxiliary DAC (aux-DAC) channels and a 10-bit, 333ksps auxiliary ADC (aux-ADC) with $4: 1$ input multiplexer. The aux-DAC channels feature $1 \mu \mathrm{~s}$ settling time for fast automatic gain-control (AGC), variable-gain amplifier (VGA), and
automatic frequency-control (AFC) level setting. The aux-ADC features data averaging to reduce processor overhead and a selectable clock-divider to program the conversion rate.
The MAX19707 includes a 3 -wire serial interface to control operating modes and power management. The serial interface is SPI and MICROWIRETM compatible. The MAX19707 serial interface selects shutdown, idle, standby, transmit (Tx), and receive ( Rx ) modes, as well as controls aux-DAC and aux-ADC channels.
The Rx ADC and Tx DAC share a common digital I/O to reduce the digital interface to a single, 10-bit parallel multiplexed bus. The 10-bit digital bus operates on a single 1.8 V to 3.3 V supply.

MICROWIRE is a trademark of National Semiconductor Corp

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

Dual, 10-Bit Rx ADC
The ADC uses a seven-stage, fully differential, pipelined architecture that allows for high-speed conversion while minimizing power consumption. Samples taken at the inputs move progressively through the pipeline stages every half clock cycle. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for channel IA and 5.5 clock cycles for channel QA. The ADC full-scale analog input range is $\pm \mathrm{V}_{\text {REF }}$ with a VDD / $2 \pm 0.2 \mathrm{~V}$ common-mode input range. VREF
is the difference between VRefp and Vrefn. See the Reference Configurations section for details.

## Input Track-and-Hold (T/H) Circuits

Figure 1 displays a simplified diagram of the Rx ADC input track-and-hold (T/H) circuitry. Both ADC inputs (IAP, QAP, IAN, and QAN) can be driven either differentially or single-ended. Match the impedance of IAP and IAN, as well as QAP and QAN, and set the input signal common-mode voltage within the Rx ADC range of $\mathrm{V}_{\mathrm{DD}} / 2( \pm 200 \mathrm{mV})$ for optimum performance.


Figure 1. Rx ADC Internal T/H Circuits

# 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End 

## Table 1. Rx ADC Output Codes vs. Input Voltage

| DIFFERENTIAL INPUT <br> VOLTAGE | DIFFERENTIAL INPUT (LSB) | OFFSET BINARY (D0-D9) | OUTPUT DECIMAL CODE |
| :---: | :---: | :---: | :---: |
| $V_{\text {REF }} \times 512 / 512$ | 511 (+Full Scale $-1 \mathrm{LSB})$ | 1111111111 | 1023 |
| $\mathrm{~V}_{\text {REF }} \times 511 / 512$ | $510(+$ Full Scale $-2 \mathrm{LSB})$ | 1111111110 | 1022 |
| $\mathrm{~V}_{\text {REF }} \times 1 / 512$ | +1 | 1000000001 | 513 |
| $\mathrm{~V}_{\text {REF }} \times 0 / 512$ | 0 (Bipolar Zero) | 1000000000 | 512 |
| $-V_{\text {REF }} \times 1 / 512$ | -1 | 0111111111 | 511 |
| $-V_{\text {REF }} \times 511 / 512$ | -511 (-Full Scale $+1 \mathrm{LSB})$ | 0000000001 | 1 |
| $-V_{\text {REF }} \times 512 / 512$ | -512 (-Full Scale) | 0000000000 | 0 |



Figure 2. Rx ADC Transfer Function

## Rx ADC System Timing Requirements

Figure 3 shows the relationship between the clock, analog inputs, and the resulting output data. Channel I $(\mathrm{CHI})$ and channel $\mathrm{Q}(\mathrm{CHQ})$ are sampled on the rising edge of the clock signal (CLK) and the resulting data is
multiplexed at the D0-D9 outputs. CHI data is updated on the rising edge and CHQ data is updated on the falling edge of the CLK. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for CHI and 5.5 clock cycles for CHQ.

## Digital Input/Output Data (D0-D9)

D0-D9 are the Rx ADC digital logic outputs when the MAX19707 is in receive mode. This bus is shared with the Tx DAC digital logic inputs and operates in halfduplex mode. D0-D9 are the Tx DAC digital logic inputs when the MAX19707 is in transmit mode. The logic level is set by $\mathrm{OV}_{\mathrm{DD}}$ from 1.8 V to $\mathrm{V}_{\mathrm{DD}}$. The digital output coding is offset binary (Table 1). Keep the capacitive load on the digital outputs D0-D9 as low as possible (<15pF) to avoid large digital currents feeding back into the analog portion of the MAX19707 and degrading its dynamic performance. Buffers on the digital outputs isolate the outputs from heavy capacitive loads. Adding $100 \Omega$ resistors in series with the digital outputs close to the MAX19707 helps improve Rx ADC and Tx DAC performance. Refer to the MAX19707EVKIT schematic for an example of the digital outputs driving a digital buffer through $100 \Omega$ series resistors.
During SHDN, IDLE, and STBY states, D0-D9 are internally pulled up to prevent floating digital inputs. To ensure no current flows through D0-D9 I/O, the external bus needs to be either tri-stated or pulled up to OVDD and should not be pulled to ground.

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End



Figure 3. Rx ADC System Timing Diagram

Dual, 10-Bit Tx DAC
The dual, 10-bit digital-to-analog converter (Tx DAC) operates with clock speeds up to 45 MHz . The Tx DAC digital inputs, D0-D9, are multiplexed on a single 10-bit bus. The voltage reference determines the Tx DAC fullscale output voltage. See the Reference Configurations section for details on setting the reference voltage.
The Tx DAC outputs at IDN, IDP and QDN, QDP are biased at a 0.7 V to 1.05 V adjustable DC commonmode bias and designed to drive a differential input stage with $\geq 70 \mathrm{k} \Omega$ input impedance. This simplifies the
analog interface between RF quadrature upconverters and the MAX19707. Many RF upconverters require a 0.7 V to 1.05 V common-mode bias. The Tx DAC DC common-mode bias eliminates discrete level-setting resistors and code-generated level shifting while preserving the full dynamic range of each Tx DAC. The Tx DAC differential analog outputs cannot be used in sin-gle-ended mode because of the internally generated common-mode DC level. Table 2 shows the Tx DAC output voltage vs. input codes. Table 10 shows the selection of DC common-mode levels. See Figure 4 for an illustration of the Tx DAC analog output levels.

Table 2. Tx DAC Output Voltage vs. Input Codes
(Internal Reference Mode VREFDAC $=1.024 \mathrm{~V}$, External Reference Mode VREFDAC $=$ VREFIN; VFS $= \pm 400$ for 800mVp-P Full Scale)

| DIFFERENTIAL OUTPUT VOLTAGE (V) | OFFSET BINARY (D0-D9) | INPUT DECIMAL CODE |
| :---: | :---: | :---: |
| $\left(V_{F S}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 1111111111 | 1023 |
| $\left(V_{F S}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1021}{1023}$ | 1111111110 | 1022 |
| $\left(V_{\text {FS }}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{3}{1023}$ | 1000000001 | 513 |
| $\left(V_{\text {FS }}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1}{1023}$ | 1000000000 | 512 |
| $\left(V_{\text {FS }}\right) \frac{-V_{\text {REFDAC }}}{1024} \times \frac{1}{1023}$ | 0111111111 | 511 |
| $\left(V_{\text {FS }}\right) \frac{-V_{\text {REFDAC }}}{1024} \times \frac{1021}{1023}$ | 0000000001 | 1 |
| $\left(V_{\text {FS }}\right) \frac{-V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 0000000000 | 0 |

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

The Tx DAC also features independent DC offset correction of each I/Q channel. This feature is configured through the SPI interface. The DC offset correction is
used to optimize sideband and carrier suppression in the Tx signal path (see Table 9).


Figure 4. Tx DAC Common-Mode DC Level at IDN, IDP or QDN, QDP Differential Outputs

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

## Tx DAC Timing

Figure 5 shows the relationship between the clock, input data, and analog outputs. Data for the I channel (ID) is latched on the falling edge of the clock signal, and Qchannel (QD) data is latched on the rising edge of the clock signal. Both I and Q outputs are simultaneously updated on the next rising edge of the clock signal.

## 3-Wire Serial Interface and Operation Modes

The 3-wire serial interface controls the MAX19707 operation modes as well as the three 12-bit aux-DACs and the 10-bit aux-ADC. Upon power-up, program the MAX19707 to operate in the desired mode. Use the 3wire serial interface to program the device for shutdown, idle, standby, Rx, Tx, aux-DAC controls, or aux-ADC conversion. A 16-bit data register sets the mode control as shown in Table 3. The 16-bit word is
composed of A3-A0 control bits and D11-D0 data bits. Data is shifted in MSB first (D11) and LSB last (A0). Tables 4, 5, and 6 show the MAX19707 operating modes and SPI commands. The serial interface remains active in all modes.

## SPI Register Description

Program the control bits, $A 3-A 0$, in the register as shown in Table 3 to select the operating mode. Modify A3-A0 bits to select from ENABLE-16, Aux-DAC1, Aux-DAC2, Aux-DAC3, IOFFSET, QOFFSET, Aux-ADC, ENABLE-8, and COMSEL modes. ENABLE-16 is the default operating mode. This mode allows for shutdown, idle, and standby states as well as switching between FAST, SLOW, Rx, and Tx modes. Table 4 shows the MAX19707 power-management modes. Table 5 shows the $T / \bar{R}$ pincontrolled external Tx-Rx switching modes. Table 6 shows the SPI-controlled Tx-Rx switching modes.


Figure 5. Tx DAC System Timing Diagram

## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

Table 3. MAX19707 Mode Control

| REGISTER NAME | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (MSB) | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 (LSB) |
| ENABLE-16 | $\mathrm{E} 11=0$ <br> Reserved | $\begin{aligned} & E 10=0 \\ & \text { Reserved } \end{aligned}$ | E9 | - | - | E6 | E5 | E4 | E3 | E2 | E1 | E0 | 0 | 0 | 0 | 0 |
| Aux-DAC1 | 1 D11 | 1 D10 | 1D9 | 1D8 | 1D7 | 1D6 | 1D5 | 1D4 | 1D3 | 1D2 | 1D1 | 1D0 | 0 | 0 | 0 | 1 |
| Aux-DAC2 | 2D11 | 2D10 | 2D9 | 2D8 | 2D7 | 2D6 | 2D5 | 2D4 | 2D3 | 2D2 | 2D1 | 2 DO | 0 | 0 | 1 | 0 |
| Aux-DAC3 | 3D11 | 3D10 | 3D9 | 3D8 | 3D7 | 3D6 | 3D5 | 3D4 | 3D3 | 3D2 | 3D1 | 3D0 | 0 | 0 | 1 | 1 |
| IOFFSET | - | - | - | - | - | - | 105 | IO4 | IO3 | IO2 | IO1 | 100 | 0 | 1 | 0 | 0 |
| QOFFSET | - | - | - | - | - | - | QO5 | QO4 | QO3 | QO2 | QO1 | QOO | 0 | 1 | 0 | 1 |
| COMSEL | - | - | - | - | - | - | - | - | - | - | CM1 | CM0 | 0 | 1 | 1 | 0 |
| Aux-ADC | $\text { AD11 }=0$ <br> Reserved | AD10 | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | ADO | 0 | 1 | 1 | 1 |
| ENABLE-8 | - | - | - | - | - | - | - | - | E3 | E2 | E1 | E0 | 1 | 0 | 0 | 0 |

$-=$ Not used.
Table 4. Power-Management Modes

| ADDRESS |  |  |  | DATA BITS |  |  |  |  | T/R | MODE | FUNCTION (POWER MANAGEMENT) | DESCRIPTION | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | A0 | E9* | E3 | E2 | E1 | E0 | PIN 27 |  |  |  |  |
| $\begin{gathered} 0000 \\ \text { (16-Bit Mode) } \\ \text { or } \\ 1000 \\ \text { (8-Bit Mode) } \end{gathered}$ |  |  |  | 1X000 |  |  |  |  | X | SHDN | SHUTDOWN | $\begin{aligned} & \text { Rx ADC = OFF } \\ & \text { Tx DAC = OFF } \\ & \text { Aux-DAC = OFF } \\ & \text { Aux-ADC = OFF } \\ & \text { CLK = OFF } \\ & \text { REF = OFF } \end{aligned}$ | Device is in complete shutdown. Overrides T//R pin. |
|  |  |  |  | XX001 |  |  |  |  | X | IDLE | IDLE | $\begin{aligned} & \text { Rx ADC = OFF } \\ & \text { Tx DAC = OFF } \\ & \text { Aux-DAC = Last State } \\ & \text { CLK = ON } \\ & \text { REF }=\text { ON } \end{aligned}$ | Fast turn-on time. Moderate idle power Overrides $\mathrm{T} / \overline{\mathrm{R}}$ pin. |
|  |  |  |  | 1 X 010 |  |  |  |  | X | STBY | STANDBY | $\begin{aligned} & \text { Rx ADC = OFF } \\ & \text { Tx DAC = OFF } \\ & \text { Aux-DAC = Last State } \\ & \text { Aux-ADC = OFF } \\ & \text { CLK = OFF } \\ & \text { REF = ON } \end{aligned}$ | Slow turn-on time. <br> Low standby power. <br> Overrides T/R pin. |

[^0]
## 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End

Table 5. External Tx-Rx Control Using $T / \bar{R} \operatorname{Pin}(T / \bar{R}=0=R x$ Mode, $T / \bar{R}=1=T x$ Mode)


# 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End 

Table 6. Tx-Rx Control Using SPI Commands

| ADDRESS |  |  |  | DATA BITS |  |  |  | T/R | MODE | $\begin{gathered} \text { FUNCTION } \\ \text { (Tx-Rx SWITCHING } \\ \text { SPEED) } \end{gathered}$ | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | A0 | E3 | E2 | E1 | E0 | PIN 27 |  |  |  |  |
| $\begin{gathered} 0000 \\ \text { (16-Bit Mode) } \\ \text { or } \\ 1000 \\ \text { (8-Bit Mode) } \end{gathered}$ |  |  |  | 1011 |  |  |  | X | SPIT-Rx | SLOW | Rx Mode: <br> $\mathrm{R} \times \mathrm{ADC}=\mathrm{ON}$ <br> Tx DAC = OFF <br> Rx Bus = Enable | Low Power: <br> Slow Rx to Tx through SPI command. |
|  |  |  |  | 1100 |  |  |  | X | SPI2-Tx | SLOW | Tx Mode: <br> $R \times A D C=O F F$ <br> $T \times D A C=O N$ <br> Tx Bus = Enable | Low Power: <br> Slow Tx to Rx through SPI command. |
|  |  |  |  | 110 |  | 01 |  | x | SPI3-Rx | FAST | $\begin{aligned} & \text { Rx Mode: } \\ & \text { RxADC }=\text { ON } \\ & \text { Tx DAC }=\text { ON } \\ & \text { Rx Bus = Enabled } \end{aligned}$ | Moderate Power: Fast Rx to Tx through SPI command. |
|  |  |  |  | 1110 |  |  |  | X | SPI4-Tx | FAST | Tx Mode: <br> $\mathrm{Rx} A D C=O N$ <br> $T \times D A C=O N$ <br> Tx Bus = Enabled | Moderate Power: Fast Tx to Rx through SPI command. |

$X=$ Don't care.

In ENABLE-16 mode, the aux-DACs have independent control bits E4, E5, and E6, and bit E9 enables the auxADC. Table 7 shows the auxiliary DAC enable codes and Table 8 shows the auxiliary ADC enable codes. Bits E11 and E10 are reserved. Program bits E11 and E10 to logic-low.
Modes aux-DAC1, aux-DAC2, and aux-DAC3 select the aux-DAC channels named DAC1, DAC2, and DAC3 and hold the data inputs for each DAC. Bits _D11-_D0 are the data inputs for each aux-DAC and can be programmed through SPI. The MAX19707 also includes two 6-bit registers that can be programmed to adjust the offsets for the Tx DAC I and Q channels independently (see Table 9). Use the COMSEL mode to select the output common-mode voltage with bits CM1 and CM0 (see Table 10). Use Aux-ADC mode to start the auxiliary ADC conversion (see the 10-Bit, 333ksps Auxiliary ADC section for details). Use ENABLE-8 mode for faster enable and switching between shutdown, idle, and standby states as well as switching between FAST, SLOW, and Rx and Tx modes.

Table 7. Aux-DAC Enable Table (ENABLE-16 Mode)

| E6 | E5 | E4 | AUX-DAC3 | AUX-DAC2 | AUX-DAC1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | ON | ON | ON |
| 0 | 0 | 1 | ON | ON | OFF |
| 0 | 1 | 0 | ON | OFF | ON |
| 0 | 1 | 1 | ON | OFF | OFF |
| 1 | 0 | 0 | OFF | ON | ON |
| 1 | 0 | 1 | OFF | ON | OFF |
| 1 | 1 | 0 | OFF | OFF | ON |
| 1 | 1 | 1 | OFF | OFF | OFF |

Table 8. Aux-ADC Enable Table (ENABLE-16 Mode)

| E9 | SELECTION |
| :---: | :---: |
| 0 (Default) | Aux-ADC is Powered ON |
| 1 | Aux-ADC is Powered OFF |

## 10-Bit, 45Msps, Ultra-Low-Power <br> Analog Front-End

Table 9. Offset Control Bits for I and Q Channels (IOFFSET or QOFFSET Mode)

| BITS IO5-IO0 WHEN IN IOFFSET MODE, BITS QO5-QO0 WHEN IN QOFFSET MODE |  |  |  |  |  | OFFSET 1 LSB = (VFSP-p / 1023) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IO5/Q05 | IO4/Q04 | IO3/Q03 | IO2/Q02 | IO1/Q01 | 100/QO0 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | -31 LSB |
| 1 | 1 | 1 | 1 | 1 | 0 | -30 LSB |
| 1 | 1 | 1 | 1 | 0 | 1 | -29 LSB |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| 1 | 0 | 0 | 0 | 1 | 0 | -2 LSB |
| 1 | 0 | 0 | 0 | 0 | 1 | -1 LSB |
| 1 | 0 | 0 | 0 | 0 | 0 | OmV |
| 0 | 0 | 0 | 0 | 0 | 0 | OmV (Default) |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 LSB |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 LSB |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| 0 | 1 | 1 | 1 | 0 | 1 | 29 LSB |
| 0 | 1 | 1 | 1 | 1 | 0 | 30 LSB |
| 0 | 1 | 1 | 1 | 1 | 1 | 31 LSB |

Note: For transmit full-scale of $\pm 400 \mathrm{mV}: 1 \mathrm{LSB}=(800 \mathrm{mVP}-\mathrm{P} / 1023)=0.7820 \mathrm{mV}$.

Table 10. Common-Mode Select (COMSEL Mode)

| CM1 | CM0 | Tx DAC OUTPUT COMMON MODE (V) |
| :---: | :---: | :---: |
| 0 | 0 | 1.05 (Default) |
| 0 | 1 | 0.95 |
| 1 | 0 | 0.80 |
| 1 | 1 | 0.70 |

Shutdown mode offers the most dramatic power savings by shutting down all the analog sections of the MAX19707 and placing the Rx ADC digital outputs in tri-state mode. When the Rx ADC outputs transition from tri-state to ON, the last converted word is placed on the digital outputs. The Tx DAC previously stored data is lost when coming out of shutdown mode. The wake-up time from shutdown mode is dominated by the time required to charge the capacitors at REFP, REFN, and COM. In internal reference mode and buffered external reference mode, the wake-up time is typically $85.2 \mu \mathrm{~s}$ to enter Rx mode and $28.2 \mu \mathrm{~s}$ to enter Tx mode.
In idle mode, the reference and clock distribution circuits are powered, but all other functions are off. The

Rx ADC outputs are forced to tri-state. The wake-up time is $9.8 \mu \mathrm{~s}$ to enter Rx mode and $6.4 \mu \mathrm{~s}$ to enter Tx mode. When the Rx ADC outputs transition from tristate to ON, the last converted word is placed on the digital outputs.
In standby mode, the reference is powered, but the rest of the device functions are off. The wake-up time from standby mode is $13.7 \mu$ s to enter $R x$ mode and $24 \mu \mathrm{~s}$ to enter Tx mode. When the Rx ADC outputs transition from tri-state to active, the last converted word is placed on the digital outputs.

FAST and SLOW Rx and TX Modes In addition to the external Tx-Rx control, the MAX19707 also features SLOW and FAST modes for switching between $R x$ and Tx operation. In FAST Tx mode, the Rx ADC core is powered on but the ADC core digital outputs are tri-stated on the D0-D9 bus; likewise, in FAST $R x$ mode, the transmit DAC core is powered on but the DAC core digital inputs are tri-stated on the D0-D9 bus. The switching time between $T x$ to $R x$ or $R x$ to $T x$ is FAST because the converters are on and do not have to recover from a power-down state. In FAST mode, the switching time between $R x$ to $T x$ and $T x$ to $R x$ is $0.5 \mu \mathrm{~s}$.

# 10-Bit, 45Msps, Ultra-Low-Power Analog Front-End 

However, power consumption is higher in this mode because both the Tx and Rx cores are always on. To prevent bus contention in these states, the Rx ADC output buffers are tri-stated during Tx and the Tx DAC input bus is tri-stated during Rx .
In SLOW mode, the Rx ADC core is off during Tx; likewise the Tx DAC and filters are turned off during Rx to yield lower power consumption in these modes. For example, the power in SLOW Tx mode is 49.5 mW . The power consumption during $R x$ is 77.1 mW compared to 84.6 mW power consumption in FAST mode. However, the recovery time between states is increased. The switching time in SLOW mode between Rx to $T x$ is $7 \mu s$ and $T x$ to $R x$ is $4.1 \mu \mathrm{~s}$.

## External T//R Switching Control vs. Serial-Interface Control

Bit E3 in the ENABLE-16 or ENABLE-8 register determines whether the device Tx-Rx mode is controlled externally through the $T / \bar{R}$ input ( $E 3=$ low $)$ or through the SPI command (E3 = high). By default, the MAX19707 is in the external Tx-Rx control mode. In the external control
mode, use the $T / \bar{R}$ input (pin 27) to switch between $R x$ and Tx modes. Using the $T / \bar{R}$ pin provides faster switching between $R x$ and Tx modes. To override the external Tx-Rx control, program the MAX19707 through the serial interface. During SHDN, IDLE, or STBY modes, the T/R input is overridden. To restore external Tx-Rx control, program bit E3 low and exit the SHDN, IDLE, or STBY modes through the serial interface.

SPI Timing
The serial digital interface is a standard 3-wire connection compatible with SPI/QSPI ${ }^{\text {TM }} / \mathrm{MICROWIRE/DSP} \mathrm{inter-}$ faces. Set $\overline{\mathrm{CS}}$ low to enable the serial data loading at DIN or output at DOUT. Following a $\overline{\mathrm{CS}}$ high-to-low transition, data is shifted synchronously, most significant bit first, on the rising edge of the serial clock (SCLK). After 16 bits are loaded into the serial input register, data is transferred to the latch when $\overline{\mathrm{CS}}$ transitions high. $\overline{\mathrm{CS}}$ must transition high for a minimum of 80 ns before the next write sequence. The SCLK can idle either high or low between transitions. Figure 6 shows the detailed timing diagram of the 3-wire serial interface.

QSPI is a trademark of Motorola, Inc.


Figure 6. Serial-Interface Timing Diagram


[^0]:    $X=$ Don't care.
    *Bit E9 is not available in 8-bit mode.

