imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





General Description

The MAX19711 is an ultra-low-power, highly integrated mixed-signal analog front-end (AFE) ideal for CDMA communication applications operating in full-duplex (FD) mode. Optimized for high dynamic performance and ultra-low power, the device integrates a dual 10-bit, 11Msps receive (Rx) ADC; dual 10-bit, 11Msps transmit (Tx) DAC with CDMA baseband filters; three fast-settling 12-bit aux-DAC channels for ancillary RF front-end control; and a 10-bit, 333ksps housekeeping aux-ADC. The typical operating power in FD mode is 37.5mW/42.7mW at a 4.915MHz/11MHz clock frequency.

The Rx ADCs feature 54.8dB SNR and 74.2dBc SFDR at 1.875MHz input frequency with an 11MHz clock frequency. The analog I/Q input amplifiers are fully differential and accept $1.024V_{P-P}$ full-scale signals. Typical I/Q channel matching is $\pm 0.01^{\circ}$ phase and $\pm 0.01dB$ gain.

The Tx DACs with CDMA lowpass filters feature -3dB cutoff frequency of 1.3MHz and > 64dBc stopband rejection at f_{IMAGE} = 4.285MHz at f_{CLK} = 4.915MHz. The analog I-Q full-scale output voltage range is selectable at ±410mV or ±500mV differential. The output DC common-mode voltage is selectable from 0.86V to 1.36V. The I/Q channel offset is adjustable to optimize radio lineup sideband/carrier suppression. Typical I-Q channel matching is ±0.03dB gain and ±0.07° phase.

Two independent 10-bit parallel, high-speed digital buses used by the Rx ADC and Tx DAC allow full-duplex operation for frequency-division duplex applications. The Rx ADC and Tx DAC can be disabled independently to optimize power management. A 3-wire serial interface controls power-management modes, the aux-DAC channels, and the aux-ADC channels.

The MAX19711 operates on a single 2.7V to 3.3V analog supply and 1.8V to 3.3V digital I/O supply. The MAX19711 is specified for the extended (-40°C to +85°C) temperature range and is available in a 56-pin, thin QFN package. The *Selector Guide* at the end of the data sheet lists other pin-compatible versions in this AFE family. For time-division duplex (TDD) applications, refer to the MAX19705–MAX19708 AFE family of products.

Applications

CDMA Handsets CDMA Data Cards Portable Communication Equipment

Ordering Information


| PART* | PIN-PACKAGE | PKG CODE | | |
|--------------|------------------|----------|--|--|
| MAX19711ETN | 56 Thin QFN-EP** | T5677-1 | | |
| MAX19711ETN+ | 56 Thin QFN-EP** | T5677-1 | | |

*All devices are specified over the -40°C to +85°C operating range. **EP = Exposed paddle. +Denotes lead-free package.

_Features

- Dual 10-Bit, 11Msps Rx ADC and Dual 10-Bit, 11Msps Tx DAC
- ♦ Ultra-Low Power 37.5mW/42.7mW at f_{CLK} = 4.915MHz/11MHz, FD Mode 24.3mW at f_{CLK} = 11MHz, Slow Rx Mode 34.5mW at f_{CLK} = 11MHz, Slow Tx Mode Low-Current Standby and Shutdown Modes
- Integrated CDMA Filters with > 64dBc Stopband Rejection
- Programmable Tx DAC Common-Mode DC Level and I/Q Offset Trim
- Excellent Dynamic Performance SNR = 54.8dB at f_{IN} = 1.875MHz (Rx ADC) SFDR = 75dBc at f_{OUT} = 620kHz (Tx DAC)
- Three 12-Bit, 1µs Aux-DACs
- 10-Bit, 333ksps Aux-ADC with 4:1 Input Mux and Data Averaging
- Excellent Gain/Phase Match ±0.01° Phase, ±0.01dB Gain (Rx ADC) at f_{IN} = 1.87MHz
- Multiplexed Parallel Digital I/O
- Serial-Interface Control
- Versatile Power-Control Circuits Shutdown, Standby, Idle, Tx/Rx Disable
- Miniature 56-Pin Thin QFN Package (7mm x 7mm x 0.8mm)





Functional Diagram and Selector Guide appear at end of data sheet.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

| VDD to GND, OVDD to OGND | 0.3V to +3.6V |
|---------------------------------|----------------------------------|
| GND to OGND | 0.3V to +0.3V |
| IAP, IAN, QAP, QAN, IDP, IDN, Q | DP, |
| QDN, DAC1, DAC2, DAC3 to G | ND0.3V to VDD |
| ADC1, ADC2 to GND | 0.3V to (V _{DD} + 0.3V) |
| REFP, REFN, REFIN, COM to GNI | D0.3V to (VDD + 0.3V) |
| AD0-AD9, DA0-DA9, SCLK, DIN, | CS/WAKE, |
| | 0.01/1 + 1.00/1 = 0.00/1 |

CLK, DOUT to OGND-0.3V to (OVDD + 0.3V)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF$ on all digital outputs, $f_{CLK} = 11MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, VFS = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, CREFP = C_{REFN} = C_{COM} = 0.33\muF, $C_L < 5pF$ on all aux-DAC outputs, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | ТҮР | МАХ | UNITS |
|--------------------------------|------------------|--|-----|-------|-----------------|-------|
| POWER REQUIREMENTS | | • | | | | • |
| Analog Supply Voltage | V _{DD} | | 2.7 | 3.0 | 3.3 | V |
| Output Supply Voltage | OV _{DD} | | 1.8 | | V _{DD} | V |
| | | FD mode: $f_{CLK} = 11MHz$, $f_{OUT} = 620kHz$ on both DAC channels; $f_{IN} = 1.87MHz$ on both ADC channels; aux-DACs ON and at midscale, aux-ADC ON | | 14.25 | 17 | |
| | | FD mode: $f_{CLK} = 4.915MHz$, $f_{OUT} = 620kHz$ on both DAC channels; $f_{IN} = 1.87MHz$ on both ADC channels; aux-DACs ON and at midscale, aux-ADC ON | | 12.5 | | |
| | | SPI2-Tx mode: $f_{CLK} = 11MHz$, $f_{OUT} = 620kHz$ on both DAC channels; Rx ADC OFF; aux-DACs ON and at midscale, aux-ADC ON | | 11.5 | 14 | |
| V _{DD} Supply Current | | SPI1-Rx mode: $f_{CLK} = 11MHz$, $f_{IN} = 1.87MHz$ on both ADC channels; Tx DAC OFF (Tx DAC outputs at 0V); aux-DACs ON and at midscale, aux-ADC ON | | 8.1 | 10 | mA |
| | | SPI4-Tx mode: f _{CLK} = 11MHz, f _{OUT} = 620kHz on both DAC channels; Rx ADC ON (output tri-stated); aux-DACs ON and at midscale, aux-ADC ON | | 14.1 | 16.5 | |
| | | SPI3-Rx mode: f _{CLK} = 11MHz, f _{IN} = 1.87MHz on both channels; Tx DAC ON (Tx DAC outputs at midscale); aux-DACs ON and at midscale, aux-ADC ON | | 13.8 | 16.5 | |
| | | Standby mode: CLK = 0 or OV _{DD} ; aux-DACs ON and at midscale, aux-ADC ON | | | 4 | |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 11MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, V_{FS} = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, C_L < 5pF on all aux-DAC outputs, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|------------------------------------|--------|---|---------------------|--------|-------|--------|
| Vaa Supply Current | | Idle mode: f _{CLK} = 11MHz; aux-DACs ON and at midscale, aux-ADC ON | | | 7 | mA |
| V _{DD} Supply Current | | Shutdown mode: CLK = 0 or OV_{DD} , aux-ADC OFF | | 0.5 | 5 | μA |
| | | FD mode: $f_{CLK} = 11$ MHz, $f_{OUT} = 620$ kHz on both DAC channels; $f_{IN} = 1.87$ MHz on both ADC channels; aux-DACs ON and at midscale, aux-ADC ON | | 1.5 | | |
| | | SPI1-Rx and SPI3-Rx modes: $f_{CLK} =$ 11MHz, $f_{IN} =$ 1.87MHz on both ADC channels; DAC input bus tri-stated; aux- DACs ON and at midscale, aux-ADC ON | | 1.4 | | mA |
| OV _{DD} Supply Current | | SPI2-Tx and SPI4-Tx modes: $f_{CLK} =$ 11MHz, $f_{OUT} =$ 620kHz on both DAC channels; ADC output bus tri-stated; aux- DACs ON and at midscale, aux-ADC ON | | 80 | | |
| | | Standby mode: CLK = 0 or OV _{DD} ; aux- DACs ON and at midscale, aux-ADC ON | | 0.1 | | μA |
| | | Idle mode: f _{CLK} = 11MHz; aux-DACs ON and at midscale, aux-ADC ON | | 18.5 | | |
| | | Shutdown mode: CLK = 0 or OV _{DD} , aux- ADC OFF | | 0.1 | | |
| Rx ADC DC ACCURACY | | | | | | |
| Resolution | | | 10 | | | Bits |
| Integral Nonlinearity | INL | | | ±0.8 | | LSB |
| Differential Nonlinearity | DNL | | | ±0.5 | | LSB |
| Offset Error | | Residual DC offset error | -5 | ±0.2 | +5 | %FS |
| Gain Error | | Includes reference error | -5 | ±0.9 | +5 | %FS |
| DC Gain Matching | | | -0.15 | ±0.04 | +0.15 | dB |
| Offset Matching | | | | ±9 | | LSB |
| Gain Temperature Coefficient | | | | ±30 | | ppm/°C |
| Devues Queselo Dui di | | Offset (V _{DD} ±5%) | | ±0.2 | | |
| Power-Supply Rejection | | Gain (V _{DD} ±5%) | | ±0.08 | | LSB |
| Rx ADC ANALOG INPUT | | | | | | |
| Input Differential Range | VID | Differential or single-ended inputs | | ±0.512 | | V |
| Input Common-Mode Voltage Range | Vсм | | V _{DD} / 2 | | V | |
| In put Impaganas | RIN | Switched capacitor load | | 490 | | kΩ |
| Input Impedance | CIN | | | 5 | | рF |



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V)$, internal reference (1.024V), $C_L \approx 10pF$ on all digital outputs, $f_{CLK} = 11MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, $V_{FS} = 410mV$, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, $C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, $C_L < 5pF$ on all aux-DAC outputs, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|---|----------------|---|------|-------|-------|---------|
| Rx ADC CONVERSION RATE | | | · | | | - |
| Maximum Clock Frequency | fclk | (Note 2) | | | 11 | MHz |
| | | Channel IA | | 5 | | Clock |
| Data Latency | | Channel QA | | 5.5 | | Cycles |
| Rx ADC DYNAMIC CHARACTER | ISTICS (Note 3 | 3) | • | | | • |
| Circal ta Naisa Datia | | f _{IN} = 1.875MHz | 53.3 | 54.8 | | -10 |
| Signal-to-Noise Ratio | SNR | f _{IN} = 3MHz | | 54.8 | | dB |
| Circuit de Nacione de Distantion | | f _{IN} = 1.875MHz | 53.2 | 54.8 | | -10 |
| Signal-to-Noise and Distortion | SINAD | f _{IN} = 3MHz | | 54.7 | | dB |
| On the second second second | | f _{IN} = 1.875MHz | 64.5 | 74.2 | | |
| Spurious-Free Dynamic Range | SFDR | f _{IN} = 3MHz | | 78.3 | | dBc |
| Tatal I I ama an ia Diatantian | TUD | f _{IN} = 1.875MHz | | -72.1 | -63.5 | |
| Total Harmonic Distortion | THD | f _{IN} = 3MHz | | -75 | | dBc |
| Thind Hammania Distantian | | f _{IN} = 1.875MHz | | -82.8 | | |
| Third-Harmonic Distortion | HD3 | f _{IN} = 3MHz | | -78.3 | | dBc |
| Intermodulation Distortion | IMD | $f_{IN1} = 1.7MHz$, $A_{IN1} = -7dBFS$; $f_{IN2} = 900kHz$, $A_{IN2} = -7dBFS$ | -71 | | | dBc |
| Third-Order Intermodulation Distortion | IM3 | $f_{IN1} = 1.7MHz$, $A_{IN1} = -7dBFS$; $f_{IN2} = 900kHz$, $A_{IN2} = -7dBFS$ | -75 | | | dBc |
| Aperture Delay | | | | 3.5 | | ns |
| Aperture Jitter | | | | 2 | | psrms |
| Overdrive Recovery Time | | 1.5x full-scale input | | 2 | | ns |
| Rx ADC INTERCHANNEL CHAR | ACTERISTICS | | 1 | | | |
| Crosstalk Rejection | | $ f_{INX,Y} = 1.8 MHz, A_{INX,Y} = -0.5 dBFS, f_{INY,X} = 1 MHz, A_{INY,X} = -0.5 dBFS (Note 4) $ | | -89 | | dB |
| Amplitude Matching | | $f_{IN} = 1.8MHz$, $A_{IN} = -0.5dBFS$ (Note 5) | | ±0.01 | | dB |
| Phase Matching | | $f_{IN} = 1.8MHz$, $A_{IN} = -0.5dBFS$ (Note 5) | | ±0.01 | | Degrees |
| Tx PATH DC ACCURACY | | • | • | | | • |
| Resolution | N | | 10 | | | Bits |
| Integral Nonlinearity | INL | | | ±0.55 | | LSB |
| Differential Nonlinearity | DNL | Guaranteed monotonic (Note 6) | -0.9 | ±0.4 | +0.9 | LSB |
| | | $T_A \ge +25^{\circ}C$ | -5 | ±0.5 | +5 | |
| Residual DC Offset | Vos | T _A < +25°C | -7 | ±0.5 | +7 | mV |
| | | $V_{FS} = 410 \text{mV}$ | -50 | ±9 | +50 | |
| Full-Scale Gain Error | | V _{FS} = 500mV | -52 | ±9 | +52 | mV |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 11MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, V_{FS} = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, C_L < 5pF on all aux-DAC outputs, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | ТҮР | МАХ | UNITS | |
|--|------------|--|--|-------|-------|-------|---------|--|
| Tx PATH DYNAMIC PERFORMANC | CE | | | | | | | |
| Corner Frequency | fC | -3dB corner | | 1.05 | 1.3 | 1.60 | MHz | |
| Passband Ripple | | DC to 640kHz | | | 0.16 | 0.3 | dBp-p | |
| Group Delay Variation in Passband | | DC to 640kHz | | | 50 | | ns | |
| Error-Vector Magnitude | EVM | DC to 700kHz | | | 2 | | % | |
| Stopband Rejection | | f _{IMAGE} = 4.285MH = 4.915MHz | z, f _{OUT} = 630kHz, f _{CLK} | 56 | 64 | | dBc | |
| | | | 2MHz | | 21.5 | | | |
| | | | 4MHz | | 49 | | | |
| Baseband Attenuation | | Spot relative to 100kHz | 5MHz | | 58 | | dB | |
| | | TUUKITZ | 10MHz | | 90 | | | |
| | | | 20MHz | | 90 | | | |
| DAC Conversion Rate | fCLK | (Note 2) | | | | 11 | MHz | |
| In-Band Noise Density | ND | fout = 630kHz, fci | _{LK} = 4.915MHz | | -115 | | dBFS/Hz | |
| Third-Order Intermodulation Distortion | IM3 | f _{OUT1} = 620kHz, f _{OUT2} = 640kHz | | | -77 | | dBc | |
| Glitch Impulse | | | | | 10 | | pV•s | |
| Spurious-Free Dynamic Range to Nyquist | SFDR | f _{OUT} = 620kHz | | 61.5 | 75 | | dBc | |
| Total Harmonic Distortion to Nyquist | THD | f _{OUT} = 620kHz | | | -75 | -61.5 | dBc | |
| Signal-to-Noise Ratio to Nyquist | SNR | fout = 620kHz | | | 55.9 | | dB | |
| Tx PATH INTERCHANNEL CHARA | CTERISTICS | 6 | | | | | | |
| I-to-Q Output Isolation | | $f_{OUTX,Y} = 500 \text{kHz},$ | $f_{OUTY,X} = 620 \text{kHz}$ | | 92 | | dB | |
| Gain Mismatch Between I and Q Channels | | Measured at DC, V | /FS = 410mV or 500mV | -0.36 | ±0.03 | +0.36 | dB | |
| Clock Leakage | | f _{OUT} = 620kHz | | | -90 | | dBc | |
| Phase Mismatch Between I and Q Channels | | f _{OUT} = 620kHz | | | ±0.07 | | Degrees | |
| Differential Output Impedance | | | | | 800 | | Ω | |
| Tx PATH ANALOG OUTPUT | I | 1 | | 1 | | | | |
| | | Bit E7 = 0 (default) |) | | ±410 | | | |
| Full-Scale Output Voltage | VFS | Bit $E7 = 1$ | | | ±500 | | mV | |
| | | Bits $CM1 = 0$, $CM0$ |) = 0 (default) | 1.28 | 1.36 | 1.45 | | |
| | | Bits $CM1 = 0$, $CM0$ | , , | 1.13 | 1.2 | 1.30 | | |
| Output Common-Mode Voltage | VCOMD | Bits $CM1 = 1$, $CM0$ | | 0.99 | 1.06 | 1.15 | - V | |
| | | Bits $CM1 = 1$, $CM0$ | | 0.79 | 0.86 | 0.95 | | |



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 11MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, VFS = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, C_L < 5pF on all aux-DAC outputs, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|--|------------------|--|------|--------------------------|------|-------|
| Rx ADC-Tx DAC | | | 1 | | | |
| Receive Transmit Isolation | | ADC: $f_{INI} = f_{INQ} = 1.8MHz$, DAC: $f_{OUTI} = f_{OUTQ} = 620$ kHz | | 85 | | dB |
| AUXILIARY ADC (ADC1, ADC2) | | | | | | |
| Resolution | Ν | | 10 | | | Bits |
| Full Socia Deference | | AD1 = 0 (default) | | 2.048 | | V |
| Full-Scale Reference | VREF | AD1 = 1 | | V _{DD} | | V |
| Analog Input Range | | | | 0 to V _{REF} | | V |
| Analog Input Impedance | | At DC | | 500 | | kΩ |
| Input-Leakage Current | | Measured at unselected input from 0 to V _{REF} | | ±0.1 | | μA |
| Gain Error | GE | Includes reference error, AD1 = 0 | -5 | | +5 | %FS |
| Zero-Code Error | ZE | | | ±2 | | mV |
| Differential Nonlinearity | DNL | | | ±0.6 | | LSB |
| Integral Nonlinearity | INL | | | ±0.6 | | LSB |
| Supply Current | | | | 210 | | μA |
| AUXILIARY DACs (DAC1, DAC2, D | DAC3) | | | | | |
| Resolution | Ν | | 12 | | | Bits |
| Integral Nonlinearity | INL | From code 100 to code 4000 | | ±1.25 | | LSB |
| Differential Nonlinearity | DNL | Guaranteed monotonic from code 100 to code 4000 (Note 6) | -1.0 | ±0.65 | +1.2 | LSB |
| Output-Voltage Low | Vol | $R_L > 200 k\Omega$ | | | 0.2 | V |
| Output-Voltage High | Voh | $R_L > 200 k\Omega$ | 2.57 | | | V |
| DC Output Impedance | | DC output at midscale | | 4 | | Ω |
| Settling Time | | From code 1024 to code 3072, within ±10 LSB | | 1 | | μs |
| Glitch Impulse | | From code 0 to code 4095 | | 24 | | nV•s |
| Rx ADC-Tx DAC TIMING CHARAC | TERISTICS | 6 | | | | |
| CLK Rise to Channel-I Output Data Valid | t _{DOI} | Figure 3 (Note 6) | 4.9 | 7.9 | 11.5 | ns |
| CLK Fall to Channel-Q Output Data Valid | tDOQ | Figure 3 (Note 6) | 6.1 | 9.1 | 13.2 | ns |
| I-DAC DATA to CLK Fall Setup Time | tDSI | Figure 3 (Note 6) | 10 | | | ns |
| Q-DAC DATA to CLK Rise Setup Time | tDSQ | Figure 6 (Note 6) | 10 | | | ns |
| CLK Fall to I-DAC Data Hold Time | tDHI | Figure 6 (Note 6) | 0 | | | ns |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 11MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, VFS = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, C_L < 5pF on all aux-DAC outputs, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|---|------------------|---|-----|-----|------|-------|
| CLK Rise to Q-DAC Data Hold Time | t _{DHQ} | Figure 6 (Note 6) | 0 | | | ns |
| CLK Duty Cycle | | | | 50 | | % |
| CLK Duty-Cycle Variation | | | | ±15 | | % |
| Digital Output Rise/Fall Time | | 20% to 80% | | 2.4 | | ns |
| SERIAL-INTERFACE TIMING CHA | RACTERISTI | CS (Figures 7 and 9, Note 6) | | | | |
| Falling Edge of CS/WAKE to Rising Edge of First SCLK Time | tcss | | 10 | | | ns |
| DIN to SCLK Setup Time | tDS | | 10 | | | ns |
| DIN to SCLK Hold Time | tDH | | 0 | | | ns |
| SCLK Pulse-Width High | tсн | | 25 | | | ns |
| SCLK Pulse-Width Low | tCL | | 25 | | | ns |
| SCLK Period | tCP | | 50 | | | ns |
| SCLK to CS/WAKE Setup Time | tcs | | 10 | | | ns |
| CS/WAKE High Pulse Width | tcsw | | 80 | | | ns |
| CS/WAKE High to DOUT Active High | tCSD | Bit AD0 set | | 200 | | ns |
| CS/WAKE High to DOUT Low (Aux-ADC Conversion Time) | tCONV | Bit AD0 set, no averaging, $f_{CLK} = 11MHz$, CLK divider = 4 | | 4.3 | | μs |
| DOUT Low to CS/WAKE Setup Time | tDCS | Bit AD0, AD10 set | | 200 | | ns |
| SCLK Low to DOUT Data Out | tCD | Bit AD0, AD10 set | | | 14.5 | ns |
| CS/WAKE High to DOUT High Impedance | t _{CHZ} | Bit AD0, AD10 set | | 200 | | ns |
| MODE-RECOVERY TIMING CHAR | ACTERISTIC | S (Figure 8) | | | | |
| | | From shutdown to Rx mode, ADC settles to within 1dB SINAD | | 500 | | |
| | | From shutdown to Tx mode, DAC settles to within 10 LSB error | | 26 | | |
| Shutdown Wake-Up Time | twake,SD | From aux-ADC enable to aux-ADC start conversion | | 10 | | μs |
| | | From shutdown to aux-DAC output valid | | 28 | 28 | |
| | | From shutdown to FD mode, ADC settles to within 1dB SINAD, DAC settles to within 10 LSB error | | 500 | | |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 11MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, V_{FS} = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, C_L < 5pF on all aux-DAC outputs, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|---|------------------------|---|-------------------------------|---------------------|-------------------------------|--------|
| | | From idle to Rx mode with CLK present during idle, ADC settles to within 1dB SINAD | | 6.8 | | μs |
| Idle Wake-Up Time (With CLK) | ^t wake,sto | From idle to Tx mode with CLK present during idle, DAC settles to 10 LSB error | | 5.0 | | |
| | | From idle to FD mode, ADC settles to within 1dB SINAD, DAC settles to within 10 LSB error | | 6.8 | | |
| | | From standby to Rx mode, ADC settles to within 1dB SINAD | | 7.2 | | |
| Standby Wake-Up Time | ^t WAKE,ST1 | From standby to Tx mode, DAC settles to 10 LSB error | | 21.8 | | μs |
| | | From standby to FD mode, ADC settles to within 1dB SINAD, DAC settles to within 10 LSB error | | 21.8 | | |
| Enable Time from Tx to Rx, Fast Mode | ^t ENABLE,RX | ADC settles to within 1dB SINAD | 0.1 | | | μs |
| Enable Time from Rx to Tx, Fast Mode | tenable,TX | DAC settles to within 10 LSB error | 1 | | | μs |
| Enable Time from Tx to Rx, Slow Mode | ^t ENABLE,RX | ADC settles to within 1dB SINAD | 6.8 | | | μs |
| Enable Time from Rx to Tx, Slow Mode | ^t ENABLE,TX | DAC settles to within 10 LSB error | | 5 | | μs |
| INTERNAL REFERENCE (V _{REFIN} = | VDD; VREFP, | VREFN, VCOM levels are generated internal | lly) | | | |
| Positive Reference | | VREFP - VCOM | | 0.256 | | V |
| Negative Reference | | VREFN - VCOM | | -0.256 | | V |
| Common-Mode Output Voltage | VCOM | | V _{DD} / 2 - 0.15 | V _{DD} / 2 | V _{DD} / 2 + 0.15 | V |
| Maximum REFP/REFN/COM Source Current | ISOURCE | | | 2 | | mA |
| Maximum REFP/REFN/COM Sink Current | ISINK | | | 2 | | mA |
| Differential Reference Output | VREF | VREFP - VREFN | +0.490 | +0.512 | +0.534 | V |
| Differential Reference Temperature Coefficient | REFTC | | | ±30 | | ppm/°C |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V)$, internal reference (1.024V), $C_L \approx 10pF$ on all digital outputs, $f_{CLK} = 11MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, $V_{FS} = 410mV$, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, $C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, $C_L < 5pF$ on all aux-DAC outputs, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C.$) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
|---|------------------|--|------------------------|--------------------|-----------|
| BUFFERED EXTERNAL REFERE | NCE (external | VREFIN = 1.024V applied; VREFP, VREFN, V | /COM levels are gene | rated in | ternally) |
| Reference Input Voltage | VREFIN | | 1.024 | | V |
| Differential Reference Output | VDIFF | VREFP - VREFN | 0.512 | | V |
| Common-Mode Output Voltage | VCOM | | V _{DD} / 2 | | V |
| Maximum REFP/REFN/COM Source Current | ISOURCE | | 2 | | mA |
| Maximum REFP/REFN/COM Sink Current | ISINK | | 2 | | mA |
| REFIN Input Current | | | -0.7 | | μA |
| REFIN Input Resistance | | | 500 | | kΩ |
| DIGITAL INPUTS (CLK, SCLK, D | N, CS/WAKE, | DA9–DA0) | | | |
| Input High Threshold | VINH | | 0.7 x OV _{DD} | | V |
| Input Low Threshold | VINL | | 0.3 > | « OV _{DD} | V |
| | | CLK, SCLK, DIN, \overline{CS} /WAKE = OGND or OV _{DD} | -1 | +1 | |
| Input Leakage | DI _{IN} | $DA9-DA0 = OV_{DD}$ | -1 | +1 | μA |
| | | DA9–DA0 = OGND | -5 | +5 | |
| Input Capacitance | DCIN | | 5 | | рF |
| DIGITAL OUTPUTS (AD9-AD0, D | OUT) | | | | |
| Output-Voltage Low | Vol | I _{SINK} = 200μA | 0.2 > | « OV _{DD} | V |
| Output-Voltage High | Voh | I _{SOURCE} = 200µA | 0.8 x OV _{DD} | | V |
| Tri-State Leakage Current | ILEAK | | -1 | +1 | μA |
| Tri-State Output Capacitance | COUT | | 5 | | рF |

Note 1: Specifications from $T_A = +25^{\circ}C$ to $+85^{\circ}C$ guaranteed by production test. $T_A < +25^{\circ}C$ guaranteed by design and characterization.

Note 2: The minimum clock frequency (f_{CLK}) for the MAX19711 is 2MHz (typ). The minimum aux-ADC sample rate clock frequency (A_{CLK}) is determined by f_{CLK} and the chosen aux-ADC clock-divider value. The minimum aux-ADC $A_{CLK} > 2MHz / 128 = 15.6$ kHz. The aux-ADC conversion time does not include the time to clock the serial data out of DOUT. The maximum conversion time (for no averaging, NAVG = 1) will be t_{CONV} (max) = ($12 \times 1 \times 128$) / 2MHz = 768µs.


Note 3: SNR, SINAD, SFDR, HD3, and THD are based on a differential analog input voltage of -0.5dBFS referenced to the amplitude of the digital outputs. SINAD and THD are calculated using HD2 through HD6.

Note 4: Crosstalk rejection is measured by applying a high-frequency test tone to one channel and a low-frequency tone to the second channel. FFTs are performed on each channel. The parameter is specified as the power ratio of the first and second channel FFT test tones.

Note 5: Amplitude and phase matching are measured by applying the same signal to each channel, and comparing the two output signals using a sine-wave fit.


Note 6: Guaranteed by design and characterization.

 $\label{eq:typical Operating Characteristics} \hline (V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 11.8MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, V_{FS} = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, TA = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)


 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 11.8MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, V_{FS} = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, T_A = +25°C, unless otherwise noted.)



/M/IXI/M ____

Typical Operating Characteristics (continued)


(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L ≈ 10pF on all digital outputs, f_{CLK} = 11.8MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, VFS = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, $C_{REFP} = C_{REFN} = C_{COM} = 0.33 \mu$ F, $T_A = +25$ °C, unless otherwise noted.)



MAX1971


Typical Operating Characteristics (continued)

(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), $C_L \approx 10 pF$ on all digital outputs, $f_{CLK} = 11.8 MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, VFS = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, $C_{REFP} = C_{REFN} = C_{COM} = 0.33 \mu$ F, $T_A = +25$ °C, unless otherwise noted.)



Typical Operating Characteristics (continued)

 $(V_{DD} = 3V, OV_{DD} = 1.8V, internal reference (1.024V), C_L \approx 10pF on all digital outputs, f_{CLK} = 11.8MHz (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, V_{FS} = 410mV, CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, C_{REFP} = C_{REFN} = C_{COM} = 0.33\mu$ F, T_A = +25°C, unless otherwise noted.)



MAX1971

_Pin Description

| PIN | NAME | FUNCTION |
|-----------------------------|------------------|--|
| 1 | REFP | Positive Reference Voltage Input Terminal. Bypass with a 0.33μ F capacitor to GND as close to REFP as possible. |
| 2, 8, 11, 39, 41, 47, 51 | V _{DD} | Analog Supply Voltage. Bypass V_{DD} to GND with a combination of a 2.2 μF capacitor in parallel with a 0.1 μF capacitor. |
| 3 | IAP | Channel-IA Positive Analog Input. For single-ended operation, connect signal source to IAP. |
| 4 | IAN | Channel-IA Negative Analog Input. For single-ended operation, connect IAN to COM. |
| 5, 7, 12, 40, 50 | GND | Analog Ground. Connect all GND pins to ground plane. |
| 6 | CLK | Conversion Clock Input. Clock signal for both receive ADCs and transmit DACs. |
| 9 | QAN | Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM. |
| 10 | QAP | Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. |
| 13–22 | AD0-AD9 | Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and AD0 is the least significant bit (LSB). |
| 23 | OGND | Output-Driver Ground |
| 24 | OV _{DD} | Output-Driver Power Supply. Supply range from $+1.8V$ to V_{DD} . Bypass OV_{DD} to OGND with a combination of a 2.2µF capacitor in parallel with a 0.1µF capacitor. |
| 25–34 | DA0–DA9 | Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant bit (LSB). DA0–DA9 are internally pulled up to OV_{DD} . |
| 35 | DOUT | Aux-ADC Digital Output |
| 36 | DIN | 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK. |
| 37 | SCLK | 3-Wire Serial-Interface Clock Input |
| 38 | CS/WAKE | 3-Wire Serial-Interface Chip-Select/WAKE Input. When the MAX19711 is in shutdown, CS/WAKE controls the wake-up function. See the <i>Wake-Up Function</i> section. |
| 42 | ADC2 | Selectable Auxiliary ADC Analog Input 2 |
| 43 | ADC1 | Selectable Auxiliary ADC Analog Input 1 |
| 44 | DAC3 | Auxiliary DAC3 Analog Output (V _{OUT} = 0 at Power-Up) |
| 45 | DAC2 | Auxiliary DAC2 Analog Output (V _{OUT} = 0 at Power-Up) |
| 46 | DAC1 | Auxiliary DAC1 Analog Output (AFC DAC, V _{OUT} = 1.1V at Power-Up) |
| 48 | IDN | Tx Path Channel-ID Differential Negative Output |
| 49 | IDP | Tx Path Channel-ID Differential Positive Output |
| 52 | QDN | Tx Path Channel-QD Differential Negative Output |
| 53 | QDP | Tx Path Channel-QD Differential Positive Output |
| 54 | REFIN | Reference Input. Connect to V _{DD} for internal reference. |
| 55 | COM | Common-Mode Voltage I/O. Bypass COM to GND with a 0.33µF capacitor. |
| 56 | REFN | Negative Reference Voltage Input Terminal. Rx ADC conversion range is \pm (V _{REFP} - V _{REFN}). Bypass REFN to GND with a 0.33µF capacitor. |
| — | EP | Exposed Paddle. Exposed paddle is internally connected to GND. Connect EP to the GND plane. |
| | | |

Detailed Description

The MAX19711 integrates a dual, 10-bit Rx ADC and a dual, 10-bit Tx DAC with CDMA baseband filters while providing ultra-low power and high dynamic performance at 11Msps conversion rate. The Rx ADC analog

input amplifiers are fully differential and accept 1.024VP-P full-scale signals. The Tx DAC analog outputs are fully differential with selectable \pm 410mV or \pm 500mV full-scale output, selectable common-mode DC level, and adjustable channel ID–QD offset trim.



The MAX19711 integrates three 12-bit auxiliary DACs (aux-DACs) and a 10-bit, 333ksps auxiliary ADC (aux-ADC) with 4:1 input multiplexer. The aux-DAC channels feature 1µs settling time for fast AGC, VGA, and AFC level setting. The aux-ADC features data averaging to reduce processor overhead and a selectable clock-divider to program the conversion rate.

The MAX19711 includes a 3-wire serial interface to control operating modes and power management. The serial interface is SPITM and MICROWIRETM compatible. The MAX19711 serial interface selects shutdown, idle, standby, FD, transmit (Tx), and receive (Rx) modes, as well as controls aux-DAC and aux-ADC channels.

The MAX19711 features two independent, high-speed, 10-bit buses for the Rx ADC and Tx DAC, which allow full-duplex (FD) operation for frequency-division duplex applications. Each bus can be disabled to optimize

MICROWIRE is a trademark of National Semiconductor Corp. SPI is a trademark of Motorola, Inc. power management through the 3-wire interface. The MAX19711 operates from a single 2.7V to 3.3V analog supply and a 1.8V to 3.3V digital supply.

Dual 10-Bit Rx ADC

The ADC uses a seven-stage, fully differential, pipelined architecture that allows for high-speed conversion while minimizing power consumption. Samples taken at the inputs move progressively through the pipeline stages every half clock cycle. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for channel IA and 5.5 clock cycles for channel QA. The ADC full-scale analog input range is \pm VREF with a V_{DD} / 2 (\pm 0.8V) common-mode input range. VREF is the difference between VREFP and VREFN. See the *Reference Configurations* section for details.

Input Track-and-Hold (T/H) Circuits

Figure 1 displays a simplified diagram of the Rx ADC input track-and-hold (T/H) circuitry. Both ADC inputs




Figure 1. Rx ADC Internal T/H Circuits

| DIFFERENTIAL INPUT VOLTAGE | DIFFERENTIAL INPUT (LSB) OFFSET BINARY (AD0-AD9) | | OUTPUT DECIMAL CODE |
|-------------------------------|--|--------------|---------------------|
| V _{REF} x 512/512 | 511 (+Full Scale - 1 LSB) | 11 1111 1111 | 1023 |
| V _{REF} x 511/512 | 510 (+Full Scale - 2 LSB) | 11 1111 1110 | 1022 |
| V _{REF} x 1/512 | +1 | 10 0000 0001 | 513 |
| V _{REF} x 0/512 | 0 (Bipolar Zero) | 10 0000 0000 | 512 |
| -V _{REF} x 1/512 | -1 | 01 1111 1111 | 511 |
| -V _{REF} x 511/512 | -511 (-Full Scale +1 LSB) | 00 0000 0001 | 1 |
| -V _{REF} x 512/512 | -512 (-Full Scale) | 00 0000 0000 | 0 |




Figure 2. Rx ADC Transfer Function

(IAP, QAP, IAN, and QAN) can be driven either differentially or single-ended. Match the impedance of IAP and IAN, as well as QAP and QAN, and set the input signal common-mode voltage within the V_{DD} / 2 (±800mV) Rx ADC range for optimum performance.

Rx ADC System Timing Requirements

Figure 3 shows the relationship between the clock, analog inputs, and the resulting output data. Channels IA and QA are sampled on the rising edge of the clock signal (CLK) and the resulting data is multiplexed at the AD0–AD9 outputs. Channel IA data is updated on the rising edge and channel QA data is updated on the falling edge of CLK. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for channel IA and 5.5 clock cycles for channel QA.

Digital Output Data (AD0-AD9)

AD0–AD9 are the Rx ADC digital logic outputs of the MAX19711. The logic level is set by OV_{DD} from 1.8V to V_{DD}. The digital output coding is offset binary (Table 1). Keep the capacitive load on the digital outputs AD0–AD9 as low as possible (< 15pF) to avoid large digital currents feeding back into the analog portion of the MAX19711 and degrading its dynamic performance. Buffers on the digital outputs isolate the outputs from heavy capacitive loads. Adding 100 Ω resistors in series with the digital outputs close to the MAX19711 will help improve ADC performance. Refer to the MAX19711EVKIT schematic for an example of the digital outputs driving a digital buffer through 100 Ω series resistors.

During SHDN, IDLE, STBY, SPI2, and SPI4 states, digital outputs AD0–AD9 are tri-stated.

Dual 10-Bit Tx DAC and Transmit Path

The dual 10-bit digital-to-analog converters (Tx DACs) operate with clock speeds up to 11MHz. The Tx DAC digital inputs, DA0–DA9, are multiplexed on a single 10-bit transmit bus. The voltage reference determines the Tx path full-scale voltage at IDP, IDN and QDP, QDN analog outputs. See the *Reference Configurations* section for setting the reference voltage. Each Tx path output channel integrates a lowpass filter tuned to meet the CDMA spectral mask requirements.

The CDMA filters are tuned for 1.3MHz cutoff frequency and > 64dBc image rejection at $f_{IMAGE} = 4.285$ MHz, $f_{OUT} = 630$ kHz, and $f_{CLK} = 4.915$ MHz. See Figure 4 for an illustration of the filter frequency response.

Buffer amplifiers follow the CDMA filters. The amplifier outputs (IDN, IDP, QDN, QDP) are biased at an adjustable common-mode DC level and designed to drive a differen-






Figure 3. Rx ADC System Timing Diagram

Table 2. Tx Path Output Voltage vs. Input Codes

(Internal Reference Mode V_{REFDAC} = 1.024V, External Reference Mode V_{REFDAC} = V_{REFIN}, V_{FS} = 410 for $820mV_{P-P}$ Full Scale and V_{FS} = 500 for $1V_{P-P}$ Full Scale)

| DIFFERENTIAL OUTPUT VOLTAGE (V) | OFFSET BINARY (DA0-DA9) | INPUT DECIMAL CODE |
|--|-------------------------|--------------------|
| $(V_{FS}) \frac{V_{REFDAC}}{1024} \times \frac{1023}{1023}$ | 11 1111 1111 | 1023 |
| $(V_{FS}) \frac{V_{REFDAC}}{1024} \times \frac{1021}{1023}$ | 11 1111 1110 | 1022 |
| $(V_{FS})\frac{V_{REFDAC}}{1024} \times \frac{3}{1023}$ | 10 0000 0001 | 513 |
| $(V_{FS})\frac{V_{REFDAC}}{1024} \times \frac{1}{1023}$ | 10 0000 0000 | 512 |
| $(V_{FS})\frac{-V_{REFDAC}}{1024} \times \frac{1}{1023}$ | 01 1111 1111 | 511 |
| $(V_{FS}) \frac{-V_{REFDAC}}{1024} \times \frac{1021}{1023}$ | 00 0000 0001 | 1 |
| $(V_{FS}) \frac{-V_{REFDAC}}{1024} \times \frac{1023}{1023}$ | 00 0000 0000 | 0 |

tial input stage with ≥ 70 k Ω input impedance. This simplifies the analog interface between RF quadrature upconverters and the MAX19711. Many RF upconverters require a 0.86V to 1.36V common-mode bias. The MAX19711 common-mode DC bias eliminates discrete level-setting resistors and code-generated level shifting while preserving the full dynamic range of each Tx DAC. The Tx DAC differential analog outputs cannot be used in single-ended mode because of the internally generated common-mode DC level. Table 2 shows the

Tx path output voltage vs. input codes. Table 11 shows the selection of DC common-mode levels. See Figure 5 for an illustration of the Tx DAC analog output levels.

The buffer amplifiers also feature a programmable fullscale output level of ± 410 mV or ± 500 mV and independent DC offset trim on each ID–QD channel. Both features are configured through the SPI interface. The DC offset correction is used to optimize sideband and carrier suppression in the Tx signal path (see Tables 8 and 10).






Figure 4. TD-SCDMA Filter Frequency Response

Tx DAC Timing

Figure 6 shows the relationship among the clock, input data, and analog outputs. Channel ID data is latched on the falling edge of the clock signal, and channel QD data is latched on the rising edge of the clock signal, at which point both ID and QD outputs are simultaneously updated.

3-Wire Serial Interface and Operation Modes

The 3-wire serial interface controls the MAX19711 operation modes as well as the three 12-bit aux-DACs and the 10-bit aux-ADC. Upon power-up, program the MAX19711 to operate in the desired mode. Use the 3wire serial interface to program the device for shutdown, idle, standby, FD, Rx, Tx, aux-DAC controls, or aux-ADC conversion. A 16-bit data register sets the mode control as shown in Table 3. The 16-bit word is composed of four control bits (A3–A0) and 12 data bits (D11–D0). Data is shifted in MSB first (D11) and LSB last (A0) format. Table 4 shows the MAX19711 power-management modes. Table 5 shows the SPI-controlled Tx, Rx, and FD modes. The serial interface remains active in all modes.

SPI Register Description

Program the control bits, A3–A0, in the register as shown in Table 3 to select the operating mode. Modify A3–A0 bits to select from ENABLE-16, Aux-DAC1, Aux-DAC2, Aux-DAC3, IOFFSET, QOFFSET, COMSEL, Aux-ADC, ENABLE-8, and WAKEUP-SEL modes. ENABLE-16 is the default operating mode (see Table 6). This mode allows for shutdown, idle, and standby states as well as switching between FAST, SLOW, Rx and Tx modes. Tables 4 and 5 show the required SPI settings for each mode.

In ENABLE-16 mode, the aux-DACs have independent control bits E4, E5, and E6, bit E7 sets the Tx path full-scale outputs, and bit E9 enables the aux-ADC. Table 7 shows the auxiliary DAC enable codes. Table 8 shows the full-scale output selection. Table 9 shows the auxiliary ADC enable code. Bits E11 and E10 are reserved. Program bits E11 and E10 to logic-low. Bits E3 and E8 are not used.

Modes Aux-DAC1, Aux-DAC2, and Aux-DAC3 select the aux-DAC channels named DAC1, DAC2, and DAC3 and hold the data inputs for each DAC. Bits _D11–_D0 are the data inputs for each aux-DAC and can be programmed through SPI. The MAX19711 also includes two 6-bit registers that can be programmed to adjust the offsets for the Tx path ID and QD channels independently (see Table 10). Use the COMSEL mode to select the output common-mode voltage with bits CM1 and CM0 (see Table 11). Use Aux-ADC mode to start the auxiliary ADC conversion (see the *10-Bit, 333ksps Auxiliary ADC* section for details). Use ENABLE-8 mode for faster enable and switching between shutdown, idle, and standby states as well as switching between FAST, SLOW, Rx and Tx modes and the FD mode.

The WAKEUP-SEL register selects the operating mode that the MAX19711 is to enter immediately after coming out of shutdown (Table 12). See the *Wake-Up Function* section for more information.



MAX1971

MAX19711




Figure 5. Tx DAC Common-Mode DC Level at IDN, IDP or QDN, QDP Differential Outputs




Figure 6. Tx DAC System Timing Diagram

| REGISTER | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A 3 | A2 | A1 | A0 |
|------------|----------------------|---------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------------|----|----|---------|
| NAME | (MSB) | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 (LSB) |
| ENABLE-16 | E11 = 0 Reserved | E10 = 0 Reserved | E9 | | E7 | E6 | E5 | E4 | | E2 | E1 | E0 | 0 | 0 | 0 | 0 |
| Aux-DAC1 | 1D11 | 1D10 | 1D9 | 1D8 | 1D7 | 1D6 | 1D5 | 1D4 | 1D3 | 1D2 | 1D1 | 1D0 | 0 | 0 | 0 | 1 |
| Aux-DAC2 | 2D11 | 2D10 | 2D9 | 2D8 | 2D7 | 2D6 | 2D5 | 2D4 | 2D3 | 2D2 | 2D1 | 2D0 | 0 | 0 | 1 | 0 |
| Aux-DAC3 | 3D11 | 3D10 | 3D9 | 3D8 | 3D7 | 3D6 | 3D5 | 3D4 | 3D3 | 3D2 | 3D1 | 3D0 | 0 | 0 | 1 | 1 |
| IOFFSET | _ | _ | _ | _ | _ | _ | 105 | 104 | 103 | 102 | IO1 | 100 | 0 | 1 | 0 | 0 |
| QOFFSET | _ | | | | | | Q05 | Q04 | QO3 | Q02 | QO1 | QO0 | 0 | 1 | 0 | 1 |
| COMSEL | _ | _ | _ | | | _ | _ | _ | | | CM1 | CM0 | 0 | 1 | 1 | 0 |
| Aux-ADC | AD11 = 0 Reserved | AD10 | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | 0 | 1 | 1 | 1 |
| ENABLE-8 | _ | | _ | | | | _ | _ | | E2 | E1 | E0 | 1 | 0 | 0 | 0 |
| WAKEUP-SEL | — | _ | — | — | — | — | — | — | — | W2 | W1 | W0 | 1 | 0 | 0 | 1 |

Table 3. MAX19711 Mode Control

— = Not used.

Table 4. Power-Management Modes

| | ADDRESS | | DATA BITS | | | | _ | FUNCTION (POWER | | | | | |
|----|---|----|------------|-----|----|----|------|-----------------|---|--|------------------------------------|--|--|
| A3 | A2 | A1 | A 0 | E9* | E2 | E1 | E0 | MODE | MANAGEMENT) | DESCRIPTION | COMMENT | | |
| | | | | 1 | 0 | 0 | 0 | SHDN | SHUTDOWN | Rx ADC = OFF Tx DAC = OFF (TX DAC outputs at 0V) Aux-DAC = OFF Aux-ADC = OFF CLK = OFF REF = OFF | Device is in complete shutdown. | | |
| | 0000 (16-Bit Mode) or 1000 (8-Bit Mode) | | X** | 0 | 0 | 1 | IDLE | IDLE | Rx ADC = OFF Tx DAC = OFF (TX DAC outputs at 0V) Aux-DAC = Last State CLK = ON REF = ON | Fast turn-on time. Moderate idle power. | | | |
| | | | X** | 0 | 1 | 0 | STBY | STANDBY | Rx ADC = OFF Tx DAC = OFF (TX DAC outputs at 0V) Aux-DAC = Last State CLK = OFF REF = ON | Slow turn-on time. Low standby power. | | | |

X = Don't care.

*Bit E9 is not available in 8-bit mode.

** In IDLE and STBY modes, the Aux-ADC can be turned on or off.



Table 5. MAX19711 Tx, Rx, and FD Control Using SPI Commands

ADDRESS DATA BITS FUNCTION MODE DESCRIPTION COMMENT (Tx-Rx SWITCHING SPEED) A2 A1 E1 A3 A0 E2 E0 **Rx Mode:** Rx ADC = ONSlow transition to Tx Rx Bus = Enabled mode from this 0 1 SPI1-Rx SLOW Tx DAC = OFF 1 mode (Tx DAC outputs at 0V) Low power. Tx Bus = OFF (all inputs are pulled high) Tx Mode: Slow transition to Rx Rx ADC = OFF mode from this SPI2-Tx Rx Bus = Tri-state 1 0 0 SLOW mode. Tx DAC = ON Low power. Tx Bus = ON0000 Rx Mode: Rx ADC = ON(16-Bit Mode) Rx Bus = Enabled Fast transition to Tx and 1000 Tx DAC = ON mode from this 1 0 1 SPI3-Rx FAST (8-Bit Mode) (Tx DAC outputs at mode. Moderate midscale) power. Tx Bus = OFF (all inputs are pulled high) Tx Mode: Fast transition to Rx Rx ADC = ON mode from this 1 0 SPI4-Tx FAST Rx Bus = Tri-state 1 mode. Moderate Tx DAC = ON power. Tx Bus = ON FD Mode: **Default Mode** Rx ADC = ON Fast transition to any FD Rx Bus = ON 1 1 1 FAST mode. Moderate Tx DAC = ON power. Tx Bus = ON

Shutdown mode offers the most dramatic power savings by shutting down all the analog sections (including the reference) of the MAX19711. In shutdown mode, the Rx ADC digital outputs are in tri-state mode, the Tx DAC digital inputs are internally pulled to OV_{DD}, and the Tx DAC outputs are at 0V. When the Rx ADC outputs transition from tri-state to active mode, the last converted word is placed on the digital output bus. The Tx DAC previously stored data is lost when coming out of shutdown mode. The wake-up time from shutdown mode is dominated by the time required to charge the capacitors at REFP, REFN, and COM. In internal reference mode and buffered external reference mode, the wake-up time is typically 500µs to enter Rx mode, 26µs to enter Tx mode, and 500µs to enter FD mode.

In all operating modes the Tx DAC inputs DA0–DA9 are internally pulled to OV_{DD}. To reduce the supply current of the MAX19711 in shutdown mode do not pull DA0–DA9 low. This consideration is especially important in shutdown mode to achieve the lowest quiescent current.

In idle mode, the reference and clock distribution circuits are powered, but all other functions are off. The



| | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
|------------------|-------------------------|---|-----------------|----|-----------------------------|----|-------------------------|----|----|-------------------------|---------------------------|----|---|---|
| REGISTER NAME | 16 (MSB) | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | | |
| | | | 0 | | 0 | 0 | 0 | 0 | | 1 | 1 | 1 | | |
| ENABLE-16 | 0 | 0 | Aux-ADC = ON | — | V _{FS} = ±410mV | | ux-DAC1 x-DAC3 = | | | FD mode | | | | |
| Aux-DAC1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | | |
| AUX-DACT | DAC1 output set to 1.1V | | | | | | | | | | | | | |
| Aux-DAC2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| AUX-DACZ | DAC2 output set to 0V | | | | | | | | | | | | | |
| Aux-DAC3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| AUX-DACS | DAC3 output set to 0V | | | | | | | | | | | | | |
| IOFFSET | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | | |
| IOFFSET | | | | | | | No offset on channel ID | | | | | | | |
| QOFFSET | | — | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| QUFFSET | | | | _ | | | No offset on channel QD | | | | | | | |
| COMSEL | | | | | _ | _ | | | | | 0 | 0 | | |
| COMBEL | _ | | | | | | _ | | | | V _{COMD} = 1.36V | | | |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| Aux-ADC | 0 | Aux-ADC = ON, Conversion = IDLE, Aux-ADC REF = 2.048V, MUX = ADC1, Averaging = 1, Clock Divider = 1, DOUT = Disabled | | | | | | | | | | | | |
| ENABLE-8 | | | | | | | | | | 1 | 1 | 1 | | |
| CINADLE-0 | | _ | _ | | | _ | — | _ | | | FD mode | 1 | | |
| | | | | | | | | | | 1 | 1 | 1 | | |
| WAKEUP-SEL | | | _ | — | _ | | | _ | | Wake-up state = FD mode | | | | |

Table 6. MAX19711 Default (Power-On) Register Settings

Table 7. Aux-DAC Enable Table(ENABLE-16 Mode)

| E6 | E5 | E4 | Aux-DAC3 | Aux-DAC2 | Aux-DAC1 |
|----|----|----|----------|--------------|----------|
| 0 | 0 | 0 | ON | ON | ON |
| 0 | 0 | 1 | ON | ON | OFF |
| 0 | 1 | 0 | ON | OFF | ON |
| 0 | 1 | 1 | ON | OFF | OFF |
| 1 | 0 | 0 | OFF | ON | ON |
| 1 | 0 | 1 | OFF | ON | OFF |
| 1 | 1 | 0 | OFF | OFF | ON |
| 1 | 1 | 1 | OFF | OFF | OFF |
| 0 | 0 | 0 | | Default mode | |

Table 8. Tx Path Full-Scale Select(ENABLE-16 Mode)

| E7 | Tx-PATH OUTPUT FULL SCALE |
|-------------|---------------------------|
| 0 (Default) | ±410mV |
| 1 | ±500mV |

Table 9. Aux-ADC Enable Table(ENABLE-16 Mode)

| E9 | SELECTION |
|-------------|------------------------|
| 0 (Default) | Aux-ADC is Powered ON |
| 1 | Aux-ADC is Powered OFF |

MAX19711

BITS 105-100 WHEN IN IOFFSET MODE, BITS Q05-Q00 WHEN IN QOFFSET MODE OFFSET 1 LSB = (VFSP-P / 1023) 105/Q05 IO4/QO4 103/Q03 I01/Q01 100/Q00 IO2/QO2 -31 LSB 1 1 1 1 1 1 1 1 1 0 -30 LSB 1 1 1 1 1 1 -29 LSB 1 0 • • • • • • • • • • • 1 0 0 0 1 0 -2 LSB 1 0 0 0 0 1 -1 LSB 1 0 0 0 0 0 0mV 0 0 0 0 0 0 0mV (Default) 0 0 0 0 0 1 1 LSB 0 0 0 0 1 0 2 LSB • • . • • . ٠ • • • • • • • • • . • • 29 LSB 0 0 1 1 1 1 0 1 1 1 1 0 30 LSB 0 1 31 LSB 1 1 1 1

Table 10. Offset Control Bits for ID and QD Channels (IOFFSET or QOFFSET Mode)

Note: For transmit full-scale select of $\pm 410mV$: $1 LSB = (820mV_{P-P} / 1023) = 0.8016mV$. For transmit full scale select of $\pm 500mV$: $1 LSB = (1V_{P-P} / 1023) = 0.9775mV$.

Table 11. Common-Mode Select (COMSEL Mode)

| CM1 | СМО | Tx PATH OUTPUT COMMON MODE (V) |
|-----|-----|--------------------------------|
| 0 | 0 | 1.36 (Default) |
| 0 | 1 | 1.20 |
| 1 | 0 | 1.15 |
| 1 | 1 | 0.86 |

Rx ADC outputs AD0–AD9 are forced to tri-state. The Tx DAC DA0–DA9 inputs are internally pulled to OV_{DD} , while the Tx DAC outputs are at 0V. The wake-up time is 6.8µs to enter Rx mode, 5µs to enter Tx mode, and 6.8µs to enter FD mode. When the Rx ADC outputs transition from tri-state to active, the last converted word is placed on the digital output bus.

In standby mode, the reference is powered but all other device functions are off. The wake-up time from standby mode is 7.2 μ s to enter Rx mode, 21.8 μ s to enter Tx mode, and 21.8 μ s to enter FD mode. When the Rx ADC outputs transition from tri-state to active, the last converted word is placed on the digital output bus.

Table 12. WAKEUP-SEL Register

| W2 | W1 | wo | POWER MODE AFTER WAKE-UP (WAKE-UP STATE) |
|----|----|----|---|
| 0 | 0 | 0 | Invalid Value . This value is ignored when inadvertently written to the WAKEUP-SEL register. |
| 0 | 0 | 1 | IDLE |
| 0 | 1 | 0 | STBY |
| 0 | 1 | 1 | SPI1-SLOW Rx |
| 1 | 0 | 0 | SPI2-SLOW Tx |
| 1 | 0 | 1 | SPI3-FAST Rx |
| 1 | 1 | 0 | SPI4-FAST Tx |
| 1 | 1 | 1 | FD (Default) |

FAST and SLOW Rx and Tx Modes

The MAX19711 features FAST and SLOW modes for switching between Rx and Tx operation. In FAST Tx mode, the Rx ADC core is powered on but the ADC digital outputs ADO–AD9 are tri-stated. The Tx DAC digital bus is active and the DAC core is fully operational.



In FAST Rx mode, the Tx path (DAC core and Tx filter) is powered on. The Tx path outputs are set to midscale. In this mode, the Tx DAC input bus is disconnected from the DAC core and DA0–DA9 are internally pulled to OV_{DD} . The Rx ADC digital bus is active and the ADC core is fully operational.

In FAST mode, the switching time from Tx to Rx, or Rx to Tx is minimized because the converters are on and do not have to recover from a power-down state. In FAST mode, the switching time from Rx to Tx is 1 μ s and Tx to Rx is 0.1 μ s. Power consumption is higher in FAST mode because both Tx and Rx cores are always on.

In SLOW Tx mode, the Rx ADC core is powered off and the ADC digital outputs AD0–AD9 are tri-stated. The Tx DAC digital bus is active and the DAC core is fully operational. In SLOW Rx mode, the Tx DAC core is powered off. The Tx path outputs are set to 0. In SLOW Rx mode, the Tx DAC input bus is disconnected from the DAC core and DA0–DA9 are internally pulled to OV_{DD}. The Rx ADC digital bus is active and the ADC core is fully operational. The switching times for SLOW modes are 5µs for Rx to Tx and 6.8µs for Tx to Rx.

Power consumption in SLOW Tx mode is 34.5mW, and 24.3mW in SLOW Rx mode. Power consumption in FAST Tx mode is 42.3mW, and 41.4mW in FAST Rx mode.

FD Mode

The MAX19711 features an FD mode, which is ideal for applications supporting frequency-division duplex. In FD mode, both Rx ADC and Tx DAC, as well as their respective digital buses, are active and the device can receive and transmit simultaneously. Switching from FD mode to Rx (0.1 μ s) or Tx (1 μ s) modes is fast since the on-board converters are already powered. Consequently, power consumption in this mode is the maximum of all operating modes. In FD mode the MAX19711 consumes 42.75mW.

Wake-Up Function

The MAX19711 uses the SPI interface to control the operating modes of the device including the shutdown and wake-up functions. Once the device has been placed in shutdown through the appropriate SPI command, the first pulse on CS/WAKE performs a wake-up function. At the first rising edge of \overline{CS} /WAKE, the MAX19711 is forced to a preset operating mode determined by the WAKEUP-SEL register. This mode is termed the wake-up state. If the WAKEUP-SEL register has not been programmed, the wake-up state for the MAX19711 is FD mode by default (Tables 6, 12). The WAKEUP-SEL register cannot be programmed with W2 = 0, W1 = 0, and W0 = 0. If this value is inadvertently written to the device, it is ignored and the register continues to store its previous value. Upon wake-up, the MAX19711 enters the power mode determined by the WAKEUP-SEL register, however, all other settings (Tx DAC offset, Tx DAC common-mode voltage, aux-DAC settings, aux-ADC state) are restored to their values prior to shutdown.

The only SPI line that is monitored by the MAX19711 during shutdown is \overline{CS} /WAKE. Any information transmitted to the MAX19711 concurrent with the \overline{CS} /WAKE wake-up pulse is ignored.

SPI Timing

The serial digital interface is a standard 3-wire connection CS/WAKE, SCLK, DIN) compatible with SPI/QSPITM/ MICROWIRE/DSP interfaces. Set CS/WAKE low to enable the serial data loading at DIN or output at DOUT. Following a CS/WAKE high-to-low transition, data is shifted synchronously, most significant bit first, on the rising edge of the serial clock (SCLK). After 16 bits are loaded into the serial input register, data is transferred to the latch when CS/WAKE transitions high. CS/WAKE must transition high for a minimum of 80ns before the next write

QSPI is a trademark of Motorola, Inc.




Figure 7. Serial-Interface Timing Diagram