## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China


## General Description

The MAX19713 is an ultra-low-power, highly integrated mixed-signal analog front-end (AFE) ideal for wideband communication applications operating in full-duplex (FD) mode. Optimized for high dynamic performance and ultra-low power, the device integrates a dual 10-bit, 45Msps receive (Rx) ADC; dual 10-bit, 45Msps transmit (Tx) DAC; three fast-settling 12-bit aux-DAC channels for ancillary RF front-end control; and a 10-bit, 333ksps housekeeping aux-ADC. The typical operating power in FD mode is 91.8 mW at a 45 MHz clock frequency.
The Rx ADCs feature 54dB SINAD and 72.2dBc SFDR at 5.5 MHz input frequency with a 45 MHz clock frequency. The analog I/Q input amplifiers are fully differential and accept 1.024 V P-p full-scale signals. Typical I/Q channel matching is $\pm 0.03$ phase and $\pm 0.02 \mathrm{~dB}$ gain.
The Tx DACs feature 70.3 dBc SFDR at fout $=2.2 \mathrm{MHz}$ and $\mathrm{f} C L \mathrm{~K}=45 \mathrm{MHz}$. The analog I/Q full-scale output voltage range is $\pm 400 \mathrm{mV}$ differential. The output DC com-mon-mode voltage is selectable from 0.71 V to 1.06 V . The I/Q channel offset is adjustable to optimize radio lineup sideband/carrier suppression. Typical I/Q channel matching is $\pm 0.01 \mathrm{~dB}$ gain and $\pm 0.05^{\circ}$ phase.
Two independent 10-bit parallel, high-speed digital buses used by the Rx ADC and Tx DAC allow fullduplex operation for frequency-division duplex applications. The Rx ADC and Tx DAC can be disabled independently to optimize power management. A 3-wire serial interface controls power-management modes, the aux-DAC channels, and the aux-ADC channels.
The MAX19713 operates on a single 2.7 V to 3.3 V analog supply and 1.8 V to 3.3 V digital $\mathrm{I} / \mathrm{O}$ supply. The MAX19713 is specified for the extended $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) temperature range and is available in a 56-pin, thin QFN package. The Selector Guide at the end of the data sheet lists other pin-compatible versions in this AFE family. For time-division duplex (TDD) applications, refer to the MAX19705-MAX19708 AFE family of products.

## Applications

| WiMAX CPEs | Portable Communication |
| :--- | :--- |
| $801.11 \mathrm{a} / \mathrm{b} / \mathrm{g}$ WLAN | Equipment |
| VoIP Terminals |  |

Ordering Information

| PART* $^{*}$ | PIN-PACKAGE | PKG CODE |
| :---: | :--- | :---: |
| MAX19713ETN | 56 Thin QFN-EP** | T5677-1 |
| MAX19713ETN+ | 56 Thin QFN-EP |  |

*All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating range. ${ }^{* *} E P=$ Exposed paddle. + Denotes lead-free package.

- Dual 10-Bit, 45Msps Rx ADC and Dual 10-Bit, 45Msps Tx DAC
- Ultra-Low Power
91.8 mW at $\mathrm{fCLK}=45 \mathrm{MHz}$, FD Mode 79.2mW at $\mathrm{fcLK}=45 \mathrm{MHz}$, Slow Rx Mode 49.5 mW at $\mathrm{fcLK}=45 \mathrm{MHz}$, Slow Tx Mode Low-Current Standby and Shutdown Modes
- Programmable Tx DAC Common-Mode DC Level and I/Q Offset Trim
- Excellent Dynamic Performance SNR $=54.1 \mathrm{~dB}$ at $\mathrm{f}_{\mathrm{IN}}=5.5 \mathrm{MHz}$ (Rx ADC) SFDR $=70.3 \mathrm{dBc}$ at fout $=2.2 \mathrm{MHz}$ ( Tx DAC)
- Three 12-Bit, $1 \mu \mathrm{~s}$ Aux-DACs
- 10-Bit, 333ksps Aux-ADC with 4:1 Input Mux and Data Averaging
- Excellent Gain/Phase Match
$\pm 0.03^{\circ}$ Phase, $\pm 0.02 \mathrm{~dB}$ Gain (Rx ADC) at $\mathrm{f}_{\mathrm{IN}}=5.5 \mathrm{MHz}$
- Multiplexed Parallel Digital I/O
- Serial-Interface Control
- Versatile Power-Control Circuits Shutdown, Standby, Idle, Tx/Rx Disable
- Miniature 56-Pin Thin QFN Package ( $7 \mathrm{~mm} \times 7 \mathrm{~mm} \times 0.8 \mathrm{~mm}$ )

Pin Configuration


Functional Diagram and Selector Guide appear at end of data sheet.

## 10-Bit, 45Msps, Full-Duplex Analog Front-End

## ABSOLUTE MAXIMUM RATINGS

VDD to GND, OVDD to OGND ..............................-0.3V to +3.6 V
GND to OGND......................................................-0.3V to +0.3V
IAP, IAN, QAP, QAN, IDP, IDN, QDP,
QDN, DAC1, DAC2, DAC3 to GND .....................-0.3V to VDD
ADC1, ADC2 to GND.................................-0.3V to (VDD + 0.3V)
REFP, REFN, REFIN, COM to GND ...........-0.3V to (VDD + 0.3V)
ADO-AD9, DAO-DA9, SCLK, DIN, $\overline{C S} / W A K E$,
CLK, DOUT to OGND .........................-0.3V to (OVDD + 0.3V)

Continuous Power Dissipation ( $\mathrm{TA}=+70^{\circ} \mathrm{C}$ )
$56-$ Pin Thin QFN-EP (derate $27.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) 2.22 W Thermal Resistance $\theta J A$
$.36^{\circ} \mathrm{C} / \mathrm{W}$
Operating Temperature Range
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature ...................................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range
$-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=3 \mathrm{~V}, \mathrm{OV}_{\mathrm{DD}}=1.8 \mathrm{~V}\right.$, internal reference ( 1.024 V ), $\mathrm{CL}_{\mathrm{L}} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f} C L \mathrm{~K}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential $\mathrm{T} \times \mathrm{DAC}$ output, $\mathrm{C}_{\text {REFP }}=\mathrm{C}_{\text {REFN }}=$ CCOM $=0.33 \mu \mathrm{~F}, \mathrm{CL}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {Min }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Analog Supply Voltage | VDD |  | 2.7 | 3.0 | 3.3 | V |
| Output Supply Voltage | OVDD |  | 1.8 |  | VDD | V |
| VDD Supply Current |  | FD mode: fCLK $=45 \mathrm{MHz}$, fout $=2.2 \mathrm{MHz}$ on both DAC channels; <br> fiN $=5.5 \mathrm{MHz}$ on both ADC channels; auxDACs ON and at midscale, aux-ADC ON |  | 31.9 | 37 | mA |
|  |  | SPI2-Tx mode: $\mathrm{fCLK}=45 \mathrm{MHz}$, fout $=$ 2.2MHz on both DAC channels; Rx ADC OFF; aux-DACs ON and at midscale, auxADC ON |  | 16.7 | 19 |  |
|  |  | SPI1-Rx mode: $\mathrm{fCLK}=45 \mathrm{MHz}, \mathrm{f} / \mathrm{N}=$ 5.5 MHz on both ADC channels; Tx DAC OFF (Tx DAC outputs at OV); aux-DACs ON and at midscale, aux-ADC ON |  | 27.6 | 32 |  |
|  |  | SPI4-Tx mode: $\mathrm{fCLK}=45 \mathrm{MHz}$, fOUT $=$ 2.2MHz on both DAC channels; Rx ADC ON (output tri-stated); aux-DACs ON and at midscale, aux-ADC ON |  | 31.0 | 36 |  |
|  |  | SPI3-Rx mode: $\mathrm{fCLK}=45 \mathrm{MHz}, \mathrm{f} \mathrm{IN}=$ 5.5 MHz on both channels; Tx DAC ON (Tx DAC outputs at midscale); aux-DACs ON and at midscale, aux-ADC ON |  | 30.2 | 35 |  |
|  |  | Standby mode: CLK = 0 or OV ${ }_{D D}$; aux-DACs ON and at midscale, aux-ADC ON |  | 3.3 | 5 |  |

## 10-Bit, 45Msps, Full-Duplex Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference ( 1.024 V ), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, $f_{C L K}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}, \mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM1}=0, \mathrm{CMO}=0$, differential $\mathrm{Rx} \times \mathrm{ADC}$ input, differential $\mathrm{T} \times \mathrm{DAC}$ output, $\mathrm{C}_{\text {REFP }}=\mathrm{C}_{\text {REFN }}=$ CCOM $=0.33 \mu \mathrm{~F}, \mathrm{CL}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD Supply Current |  | Idle mode: fcLK $=45 \mathrm{MHz}$; aux-DACs ON and at midscale, aux-ADC ON |  | 12.4 | 15 | mA |
|  |  | Shutdown mode: CLK = 0 or OVDD, auxADC OFF |  | 0.5 | 5 | $\mu \mathrm{A}$ |
| OVDD Supply Current |  | FD mode: $\mathrm{fCLK}=45 \mathrm{MHz}$, fout $=2.2 \mathrm{MHz}$ on both DAC channels; $\mathrm{fIN}=5.5 \mathrm{MHz}$ on both ADC channels; aux-DACs ON and at midscale, aux-ADC ON |  | 4.6 |  | mA |
|  |  | SPI1-Rx and SPI3-Rx modes: fCLK = $45 \mathrm{MHz}, \mathrm{f} \mid \mathrm{N}=5.5 \mathrm{MHz}$ on both ADC channels; DAC input bus tri-stated; auxDACs ON and at midscale, aux-ADC ON | 4.35 |  |  |  |
|  |  | SPI2-Tx and SPI4-Tx modes: fCLK = 45 MHz , fout $=2.2 \mathrm{MHz}$ on both DAC channels; ADC output bus tri-stated; auxDACs ON and at midscale, aux-ADC ON | 310 |  |  | $\mu \mathrm{A}$ |
|  |  | Standby mode: CLK = 0 or OVDD; auxDACs ON and at midscale, aux-ADC ON | 0.1 |  |  |  |
|  |  | Idle mode: fCLK $=45 \mathrm{MHz}$; aux-DACs ON and at midscale, aux-ADC ON | 73 |  |  |  |
|  |  | Shutdown mode: CLK $=0$ or OVDD, auxADC OFF | 0.1 |  |  |  |
| Rx ADC DC ACCURACY |  |  |  |  |  |  |
| Resolution |  |  | 10 |  |  | Bits |
| Integral Nonlinearity | INL |  | $\pm 1.25$ |  |  | LSB |
| Differential Nonlinearity | DNL |  | $\pm 0.65$ |  |  | LSB |
| Offset Error |  | Residual DC offset error | -5 | $\pm 0.2$ | +5 | \%FS |
| Gain Error |  | Includes reference error | -5 | $\pm 0.7$ | +5 | \%FS |
| DC Gain Matching |  |  | -0.15 | $\pm 0.04$ | +0.15 | dB |
| Offset Matching |  |  |  | $\pm 10$ |  | LSB |
| Gain Temperature Coefficient |  |  |  | $\pm 30$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection |  | Offset (VDD $\pm 5 \%$ ) |  | $\pm 0.2$ |  | LSB |
|  |  | Gain (VDD $\pm 5 \%$ ) |  | $\pm 0.07$ |  |  |
| Rx ADC ANALOG INPUT |  |  |  |  |  |  |
| Input Differential Range | $\mathrm{V}_{\text {ID }}$ | Differential or single-ended inputs | $\pm 0.512$ |  |  | V |
| Input Common-Mode Voltage Range | $V_{C M}$ |  | VDD $/ 2$ |  |  | V |
| Input Impedance | RIN | Switched capacitor load | 120 |  |  | $\mathrm{k} \Omega$ |
|  | CIN |  | 5 |  |  | pF |

## 10-Bit, 45Msps, Full-Duplex <br> Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

( $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{OV}_{\mathrm{DD}}=1.8 \mathrm{~V}$, internal reference ( 1.024 V ), $C \mathrm{~L} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{fCLK}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}, \mathrm{T} \times \mathrm{DAC}$ output amplitude $=0 \mathrm{dBFS}, \mathrm{CM1}=0, \mathrm{CMO}=0$, differential $\mathrm{Rx} \times \mathrm{ADC}$ input, differential $\mathrm{T} \times \mathrm{DAC}$ output, $\mathrm{C}_{\text {REFP }}=\mathrm{C}_{\text {REFN }}=$ CCOM $=0.33 \mu \mathrm{~F}, \mathrm{CL}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rx ADC CONVERSION RATE |  |  |  |  |  |  |
| Maximum Clock Frequency | ${ }_{\text {f CLK }}$ | (Note 2) |  |  | 45 | MHz |
| Data Latency |  | Channel IA |  | 5 |  | Clock <br> Cycles |
|  |  | Channel QA |  | 5.5 |  |  |
| Rx ADC DYNAMIC CHARACTERISTICS (Note 3) |  |  |  |  |  |  |
| Signal-to-Noise Ratio | SNR | $\mathrm{fIN}=5.5 \mathrm{MHz}$ | 52.7 | 54.5 |  | dB |
|  |  | $\mathrm{fIN}=19.4 \mathrm{MHz}$ |  | 54 |  |  |
| Signal-to-Noise and Distortion | SINAD | $\mathrm{fiN}_{\mathrm{IN}}=5.5 \mathrm{MHz}$ | 52.4 | 54.3 |  | dB |
|  |  | $\mathrm{fiN}^{\prime}=19.4 \mathrm{MHz}$ |  | 53.9 |  |  |
| Spurious-Free Dynamic Range | SFDR | $\mathrm{fIN}=5.5 \mathrm{MHz}$ | 63 | 72.1 |  | dBc |
|  |  | $\mathrm{fin}=19.4 \mathrm{MHz}$ |  | 76.3 |  |  |
| Total Harmonic Distortion | THD | $\mathrm{fIN}=5.5 \mathrm{MHz}$ |  | -69.4 | -61 | dBc |
|  |  | $\mathrm{fin}^{\mathrm{N}}=19.4 \mathrm{MHz}$ |  | -71.3 |  |  |
| Third-Harmonic Distortion | HD3 | $\mathrm{fIN}=5.5 \mathrm{MHz}$ |  | -73.7 |  | dBc |
|  |  | $\mathrm{fIN}=19.4 \mathrm{MHz}$ |  | -76.3 |  |  |
| Intermodulation Distortion | IMD | $\begin{aligned} & \mathrm{fIN} 1=1.8 \mathrm{MHz}, \text { AlN } 1=-7 \mathrm{dBFS} ; \\ & \mathrm{f} \text { IN2 }=1.0 \mathrm{MHz}, \text { AIN2 }=-7 \mathrm{dBFS} \end{aligned}$ |  | -69 |  | dBc |
| Third-Order Intermodulation Distortion | IM3 | $\begin{aligned} & \mathrm{fIN1}=1.8 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN} 1}=-7 \mathrm{dBFS} ; \\ & \mathrm{fIN2}=1.0 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN} 2}=-7 \mathrm{dBFS} \end{aligned}$ |  | -72 |  | dBc |
| Aperture Delay |  |  |  | 3.5 |  | ns |
| Aperture Jitter |  |  |  | 2 |  | psRms |
| Overdrive Recovery Time |  | 1.5x full-scale input |  | 2 |  | ns |
| Rx ADC INTERCHANNEL CHARACTERISTICS |  |  |  |  |  |  |
| Crosstalk Rejection |  | $\mathrm{finX}_{\mathrm{I}}^{2}, \mathrm{Y}=5.5 \mathrm{MHz}, \mathrm{A}_{\mathrm{INX}, \mathrm{Y}}=-0.5 \mathrm{dBFS}, \mathrm{f} \mid \mathrm{NY}, \mathrm{X}=$ 1.8 MHz, AINY, $X=-0.5 \mathrm{dBFS}$ (Note 4) |  | -88 |  | dB |
| Amplitude Matching |  | $\mathrm{fin}^{\text {a }} 5.5 \mathrm{MHz}, \mathrm{AIN}=-0.5 \mathrm{dBFS}($ Note 5) |  | $\pm 0.02$ |  | dB |
| Phase Matching |  | $\mathrm{fIN}=5.5 \mathrm{MHz}, \mathrm{AIN}=-0.5 \mathrm{dBFS}($ Note 5$)$ |  | $\pm 0.03$ |  | Degrees |
| Tx DAC DC ACCURACY |  |  |  |  |  |  |
| Resolution | N |  | 10 |  |  | Bits |
| Integral Nonlinearity | INL |  |  | $\pm 0.35$ |  | LSB |
| Differential Nonlinearity | DNL | Guaranteed monotonic (Note 6) | -0.7 | $\pm 0.2$ | +0.7 | LSB |
| Residual DC Offset | VOS |  | -4 | $\pm 0.1$ | +4 | mV |
| Full-Scale Gain Error |  |  | -40 |  | +40 | mV |

## 10-Bit, 45Msps, Full-Duplex Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{D D}=3 \mathrm{~V}, \mathrm{OV}_{D D}=1.8 \mathrm{~V}$, internal reference ( 1.024 V ), $C L \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{fCLK}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ CCOM $=0.33 \mu \mathrm{~F}, \mathrm{CL}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tx DAC DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| DAC Conversion Rate | fCLK | (Note 2) |  |  | 45 | MHz |
| In-Band Noise Density | $\mathrm{N}_{\mathrm{D}}$ | fout $=2.2 \mathrm{MHz}$ |  | -129 |  | $\mathrm{dBFS} / \mathrm{Hz}$ |
| Third-Order Intermodulation Distortion | IM3 | fout $1=2 \mathrm{MHz}$, fout $2=2.2 \mathrm{MHz}$ |  | -82 |  | dBc |
| Glitch Impulse |  |  |  | 10 |  | pV •s |
| Spurious-Free Dynamic Range to Nyquist | SFDR | fout $=2.2 \mathrm{MHz}$ | 61.5 | 70.3 |  | dBc |
| Total Harmonic Distortion to Nyquist | THD | fout $=2.2 \mathrm{MHz}$ |  | -68.1 | -60.5 | dBc |
| Signal-to-Noise Ratio to Nyquist | SNR | fout $=2.2 \mathrm{MHz}$ |  | 56.1 |  | dB |
| Tx DAC INTERCHANNEL CHARACTERISTICS |  |  |  |  |  |  |
| I-to-Q Output Isolation |  | foutx, $\mathrm{Y}=500 \mathrm{kHz}$, fouty, $\mathrm{X}=620 \mathrm{kHz}$ |  | 85 |  | dB |
| Gain Mismatch Between I and Q Channels |  | Measured at DC | -0.4 | $\pm 0.01$ | +0.4 | dB |
| Phase Mismatch Between I and Q Channels |  | fout $=2.2 \mathrm{MHz}$ |  | $\pm 0.05$ |  | Degrees |
| Differential Output Impedance |  |  |  | 800 |  | $\Omega$ |
| Tx DAC ANALOG OUTPUT |  |  |  |  |  |  |
| Full-Scale Output Voltage | $V_{\text {FS }}$ |  |  | $\pm 400$ |  | mV |
| Output Common-Mode Voltage | VCOMD | Bits CM1 = 0, CM0 = 0 (default) | 1.01 | 1.06 | 1.11 | V |
|  |  | Bits $\mathrm{CM} 1=0, \mathrm{CM0}=1$ | 0.88 | 0.94 | 1.00 |  |
|  |  | Bits $\mathrm{CM} 1=1, \mathrm{CM0}=0$ | 0.75 | 0.82 | 0.90 |  |
|  |  | Bits $\mathrm{CM} 1=1, \mathrm{CM0}=1$ | 0.62 | 0.71 | 0.81 |  |
| Rx ADC-Tx DAC INTERCHANNEL CHARACTERISTICS |  |  |  |  |  |  |
| Receive Transmit Isolation |  | ADC: $\mathrm{f}_{\mathrm{N} \mid}=\mathrm{f}_{\mathrm{INQ}}=5.5 \mathrm{MHz}, \mathrm{DAC}:$ fout $=$ foute $=2.2 \mathrm{MHz}$ |  | 85 |  | dB |
| AUXILIARY ADCs (ADC1, ADC2) |  |  |  |  |  |  |
| Resolution | N |  | 10 |  |  | Bits |
| Full-Scale Reference | $V_{\text {REF }}$ | AD1 = 0 (default) |  | 2.048 |  | V |
|  |  | AD1 $=1$ |  | VDD |  |  |
| Analog Input Range |  |  |  | $\begin{gathered} 0 \text { to } \\ \text { VREF } \end{gathered}$ |  | V |
| Analog Input Impedance |  | Measured at DC |  | 500 |  | k $\Omega$ |
| Input-Leakage Current |  | Measured at unselected input from 0 to $\mathrm{V}_{\text {REF }}$ |  | $\pm 0.1$ |  | $\mu \mathrm{A}$ |
| Gain Error | GE | Includes reference error, AD1 = 0 | -5 |  | +5 | \%FS |
| Zero-Code Error | ZE |  |  | $\pm 2$ |  | mV |
| Differential Nonlinearity | DNL |  |  | $\pm 0.6$ |  | LSB |

## 10-Bit, 45Msps, Full-Duplex <br> Analog Front-End

## MAX19713

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 \mathrm{~V}, \mathrm{OV}_{\mathrm{DD}}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $\mathrm{CL} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f} C \mathrm{LK}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}, \mathrm{Tx}$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM1}=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ CCOM $=0.33 \mu F, C_{L}<5 \mathrm{pF}$ on all aux-DAC outputs, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $T_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Integral Nonlinearity | INL |  |  | $\pm 0.6$ |  | LSB |
| Supply Current |  |  |  | 210 |  | $\mu \mathrm{A}$ |

## AUXILIARY DACs (DAC1, DAC2, DAC3)

| Resolution | N |  | 12 |  |  | Bits |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Integral Nonlinearity | INL | From code 100 to code 4000 | $\pm 1.25$ |  |  | LSB |
| Differential Nonlinearity | DNL | Guaranteed monotonic over code 100 to code 4000 (Note 6) | -1.0 | $\pm 0.65$ | +1.2 | LSB |
| Output-Voltage Low | VOL | RL > 200k $\Omega$ |  |  | 0.2 | V |
| Output-Voltage High | VOH | $\mathrm{R}_{\mathrm{L}}>200 \mathrm{k}$, | 2.57 |  |  | V |
| DC Output Impedance |  | DC output at midscale |  | 4 |  | $\Omega$ |
| Settling Time |  | From code 1024 to code 3072, within $\pm 10$ LSB |  | 1 |  | $\mu \mathrm{S}$ |
| Glitch Impulse |  | From code 0 to code 4095 |  | 24 |  | nV •s |


| Rx ADC-Tx DAC TIMING CHARACTERISTICS |  |  |  |  |  |
| :--- | :---: | :--- | :--- | :---: | :---: |
| CLK Rise to Channel-I Output Data <br> Valid | tDOI | Figure 3 (Note 6) | 5.5 | 8.2 | 12.5 |
| CLK Fall to Channel-Q Output <br> Data Valid | tDOQ | Figure 3 (Note 6) | 6.5 | 9.5 | 13.6 |
| I-DAC DATA to CLK Fall Setup Time | tDSI | Figure 5 (Note 6) | ns |  |  |
| Q-DAC DATA to CLK Rise Setup <br> Time | tDSQ | Figure 5 (Note 6) | 10 | ns |  |
| CLK Fall to I-DAC Data Hold Time | tDHI | Figure 5 (Note 6) | 10 | ns |  |
| CLK Rise to Q-DAC Data Hold <br> Time | tDHQ | Figure 5 (Note 6) | 0 | ns |  |
| CLK Duty Cycle |  |  | ns |  |  |
| CLK Duty-Cycle Variation |  | $20 \%$ to 80\% | 50 | $\%$ |  |
| Digital Output Rise/Fall Time |  | 2.4 | $\%$ |  |  |

SERIAL-INTERFACE TIMING CHARACTERISTICS (Figures 6 and 8, Note 6)

| Falling Edge of $\overline{\mathrm{CS}} / \mathrm{WAKE}$ to Rising Edge of First SCLK Time | tCSS |  | 10 | ns |
| :---: | :---: | :---: | :---: | :---: |
| DIN to SCLK Setup Time | tDS |  | 10 | ns |
| DIN to SCLK Hold Time | tDH |  | 0 | ns |
| SCLK Pulse-Width High | ${ }_{\text {t }}$ |  | 25 | ns |
| SCLK Pulse-Width Low | tCL |  | 25 | ns |
| SCLK Period | tcp |  | 50 | ns |
| SCLK to $\overline{\mathrm{CS}} / \mathrm{WAKE}$ Setup Time | tcs |  | 10 | ns |
| $\overline{\text { CS/WAKE High Pulse Width }}$ | tcsw |  | 80 | ns |
| $\overline{\mathrm{CS}} /$ WAKE High to DOUT Active High | tCSD | Bit ADO set | 200 | ns |

## 10-Bit, 45Msps, Full-Duplex Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{D D}=3 \mathrm{~V}, \mathrm{OV}_{\mathrm{DD}}=1.8 \mathrm{~V}$, internal reference ( 1.024 V ), $\mathrm{CL}_{\mathrm{L}} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{fCLK}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential $\mathrm{T} \times \mathrm{DAC}$ output, $\mathrm{C}_{\text {REFP }}=\mathrm{C}_{\text {REFN }}=$ CCOM $=0.33 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}} /$ WAKE High to DOUT Low (Aux-ADC Conversion Time) | tconv | Bit ADO set, no averaging, fCLK $=45 \mathrm{MHz}$, CLK divider $=16$ |  | 4.3 |  | $\mu \mathrm{s}$ |
| DOUT Low to $\overline{\mathrm{CS}} /$ WAKE Setup Time | tDCS | Bit AD0, AD10 set |  | 200 |  | ns |
| SCLK Low to DOUT Data Out | tCD | Bit AD0, AD10 set |  |  | 14.5 | ns |
| CS/WAKE High to DOUT High Impedance | tCHZ | Bit AD0, AD10 set |  | 200 |  | ns |
| MODE-RECOVERY TIMING CHARACTERISTICS (Figure 7) |  |  |  |  |  |  |
| Shutdown Wake-Up Time | twAKE,SD | From shutdown to Rx mode, ADC settles to within 1dB SINAD |  | 500 |  | $\mu \mathrm{S}$ |
|  |  | From shutdown to Tx mode, DAC settles to within 10 LSB error |  | 26.4 |  |  |
|  |  | From aux-ADC enable to aux-ADC start conversion |  | 10 |  |  |
|  |  | From shutdown to aux-DAC output valid |  | 28 |  |  |
|  |  | From shutdown to FD mode, ADC settles to within 1dB SINAD, DAC settles to within 10 LSB error |  | 500 |  |  |
| Idle Wake-Up Time (With CLK) | tWAKE,STO | From idle to $R \times$ mode with CLK present during ide, ADC settles to within 1dB SINAD |  | 3.7 |  | $\mu \mathrm{s}$ |
|  |  | From idle to Tx mode with CLK present during idle, DAC settles to 10 LSB error |  | 5.1 |  |  |
|  |  | From idle to FD mode, ADC settles to within 1dB SINAD, DAC settles to within 10 LSB error |  | 5.1 |  |  |
| Standby Wake-Up Time | twAKE,ST1 | From standby to Rx mode, ADC settles to within 1dB SINAD |  | 3.8 |  | $\mu \mathrm{s}$ |
|  |  | From standby to Tx mode, DAC settles to 10 LSB error |  | 24.4 |  |  |
|  |  | From standby to FD mode, ADC settles to within 1dB SINAD, DAC settles to within 10 LSB error |  | 24.4 |  |  |
| Enable Time from Tx to Rx, Fast Mode | tenable,rx | ADC settle to within 1dB SINAD |  | 0.1 |  | $\mu \mathrm{S}$ |
| Enable Time from Rx to Tx, Fast Mode | tenable, TX | DAC settles to within 10 LSB error |  | 0.1 |  | $\mu \mathrm{s}$ |
| Enable Time from Tx to Rx, Slow Mode | tenable, RX | ADC settles to within 1dB SINAD |  | 3.7 |  | $\mu \mathrm{s}$ |

## 10-Bit, 45Msps, Full-Duplex <br> Analog Front-End

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 \mathrm{~V}, \mathrm{OV}_{\mathrm{DD}}=1.8 \mathrm{~V}\right.$, internal reference ( 1.024 V ), $\mathrm{C}_{\mathrm{L}} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f} C L K=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential $\mathrm{T} \times$ DAC output, $\mathrm{C}_{\text {REFP }}=$ CREFN $=$ CCOM $=0.33 \mu \mathrm{~F}, \mathrm{CL}_{\mathrm{L}}<5 \mathrm{pF}$ on all aux-DAC outputs, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable Time from Rx to Tx, Slow Mode | tenable, TX | DAC settles to within 10 LSB error |  | 4.9 |  | $\mu \mathrm{s}$ |
| INTERNAL REFERENCE (VREFIN = V ${ }_{\text {dD }}$; $\mathrm{V}_{\text {REFP }}$, $\mathrm{V}_{\text {REFN }}$, $\mathrm{V}_{\text {com }}$ levels are generated internally) |  |  |  |  |  |  |
| Positive Reference |  | VREFP - VCOM |  | 0.256 |  | V |
| Negative Reference |  | VREFN - VCOM |  | -0.256 |  | V |
| Common-Mode Output Voltage | VCOM |  | $\begin{array}{\|c} \hline \mathrm{VDD} / 2 \\ -0.15 \end{array}$ | $V_{D D} / 2$ | $\begin{aligned} & V_{D D} / 2 \\ & +0.15 \end{aligned}$ | V |
| Maximum REFP/REFN/COM Source Current | IsOURCE |  |  | 2 |  | mA |
| Maximum REFP/REFN/COM Sink Current | ISINK |  |  | 2 |  | mA |
| Differential Reference Output | $V_{\text {REF }}$ | VREFP - VREFN | +0.490 | +0.512 | +0.534 | V |
| Differential Reference Temperature Coefficient | REFTC |  |  | $\pm 30$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| BUFFERED EXTERNAL REFERENCE (external $\mathrm{V}_{\text {REFIN }}=1.024 \mathrm{~V}$ applied; $\mathrm{V}_{\text {REFP, }} \mathrm{V}_{\text {REFN }}$, $\mathrm{V}_{\text {com }}$ levels are generated internally) |  |  |  |  |  |  |
| Reference Input Voltage | $V_{\text {REFIN }}$ |  |  | 1.024 |  | V |
| Differential Reference Output | V DIFF | VREFP - Vrefn |  | 0.512 |  | V |
| Common-Mode Output Voltage | VCOM |  |  | VDD / 2 |  | V |
| Maximum REFP/REFN/COM Source Current | IsOURCE |  |  | 2 |  | mA |
| Maximum REFP/REFN/COM Sink Current | ISINK |  |  | 2 |  | mA |
| REFIN Input Current |  |  |  | -0.7 |  | $\mu \mathrm{A}$ |
| REFIN Input Resistance |  |  |  | 500 |  | $\mathrm{k} \Omega$ |
| DIGITAL INPUTS (CLK, SCLK, DIN, $\overline{\text { CS/WAKE, DA9-DA0) }}$ |  |  |  |  |  |  |
| Input High Threshold | VINH |  | $0.7 \times$ OV |  |  | V |
| Input Low Threshold | VINL |  |  |  | $\times$ OVDD | V |
| Input Leakage | Dİn | CLK, SCLK, DIN, $\overline{C S} /$ WAKE $=$ OGND or OVDD | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  | DA9-DA0 $=$ OVDD | -1 |  | +1 |  |
|  |  | DA9-DA0 = OGND | -5 |  | +5 |  |
| Input Capacitance | DCIN |  |  | 5 |  | pF |
| DIGITAL OUTPUTS (AD9-AD0, DOUT) |  |  |  |  |  |  |
| Output-Voltage Low | Vol | ISINK $=200 \mu \mathrm{~A}$ | $0.2 \times$ OVDD |  |  | V |
| Output-Voltage High | VOH | ISOURCE $=200 \mu \mathrm{~A}$ | $0.8 \times$ OV ${ }_{\text {DD }}$ |  |  | V |
| Tri-State Leakage Current | ILEAK |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| Tri-State Output Capacitance | Cout |  | 5 |  |  | pF |

# 10-Bit, 45Msps, Full-Duplex Analog Front-End 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3 V, O V D D=1.8 \mathrm{~V}\right.$, internal reference ( 1.024 V ), $C L \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{fcLK}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}, \mathrm{Tx}$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential $\mathrm{T} \times$ DAC output, $\mathrm{C}_{\text {REFP }}=$ CREFN $=$ CCOM $=0.33 \mu F, C_{L}<5 p F$ on all aux-DAC outputs, $T_{A}=T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.) (Note 1)

Note 1: Specifications from $T_{A}=+25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ guaranteed by production tests. Specifications at $\mathrm{T}_{\mathrm{A}}<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization.
Note 2: The minimum clock frequency (fCLK) for the MAX19713 is 7.5 MHz (typ). The minimum aux-ADC sample rate clock frequency (AcLK) is determined by fcLk and the chosen aux-ADC clock-divider value. The minimum aux-ADC ACLK $>7.5 \mathrm{MHz} / 128=$ 58.6 kHz . The aux-ADC conversion time does not include the time to clock the serial data out of DOUT. The maximum conversion time (for no averaging, NAVG $=1$ ) will be tconv $(\max )=(12 \times 1 \times 128) / 7.5 \mathrm{MHz}=205 \mu \mathrm{~s}$.
Note 3: SNR, SINAD, SFDR, HD3, and THD are based on a differential analog input voltage of -0.5 dBFS referenced to the amplitude of the digital outputs. SINAD and THD are calculated using HD2 through HD6.
Note 4: Crosstalk rejection is measured by applying a high-frequency test tone to one channel and a low-frequency tone to the second channel. FFTs are performed on each channel. The parameter is specified as the power ratio of the first and second channel FFT test tones.
Note 5: Amplitude and phase matching are measured by applying the same signal to each channel, and comparing the two output signals using a sine-wave fit.
Note 6: Guaranteed by design and characterization.

## Typical Operating Characteristics

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference ( 1.024 V ), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f}_{\mathrm{CLK}}=45 \mathrm{MHz}(50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, C M 0=0$, differential Rx ADC input, differential $\mathrm{T} \times$ DAC output, CREFP $=$ CREFN $=\mathrm{CCOM}=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 10-Bit, 45Msps, Full-Duplex Analog Front-End

Typical Operating Characteristics (continued)
$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=45 \mathrm{MHz}(50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CM}=0$, differential $\mathrm{R} \times \mathrm{ADC}$ input, differential Tx DAC output, CREFP $=$ CREFN $=\mathrm{CCOM}=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# 10-Bit, 45Msps, Full-Duplex Analog Front-End 

Typical Operating Characteristics (continued)
$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, fcLK $=45 \mathrm{MHz}(50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=\mathrm{CCOM}=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 10-Bit, 45Msps, Full-Duplex Analog Front-End

## Typical Operating Characteristics (continued)

$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C L \approx 10 \mathrm{pF}$ on all digital outputs, fCLK $=45 \mathrm{MHz}(50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, $\mathrm{T} \times$ DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CM}=0$, differential $\mathrm{R} \times \mathrm{ADC}$ input, differential Tx DAC output, CREFP $=$ CREFN $=\mathrm{CCOM}=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Rx ADC GAIN ERROR vs. TEMPERATURE


Tx DAC SPURIOUS-FREE DYNAMIC RANGE vs. OUTPUT AMPLITUDE


## Rx ADC SPURIOUS-FREE DYNAMIC

 RANGE vs. CLOCK DUTY CYCLE

Tx DAC SPURIOUS-FREE DYNAMIC
RANGE vs. SAMPLING FREQUENCY


Tx DAC CHANNEL-ID SPECTRAL PLOT


Rx ADC OFFSET ERROR vs. TEMPERATURE


Tx DAC SPURIOUS-FREE DYNAMIC RANGE vs. OUTPUT FREQUENCY


Tx DAC CHANNEL-QD SPECTRAL PLOT


# 10-Bit, 45Msps, Full-Duplex Analog Front-End 

Typical Operating Characteristics (continued)
$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, $\mathrm{f} C \mathrm{LK}=45 \mathrm{MHz}(50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output, CREFP $=$ CREFN $=$ CCom $=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 10-Bit, 45Msps, Full-Duplex <br> Analog Front-End

Typical Operating Characteristics (continued)
$\left(V_{D D}=3 V, O V_{D D}=1.8 \mathrm{~V}\right.$, internal reference (1.024V), $C_{L} \approx 10 \mathrm{pF}$ on all digital outputs, f $\mathrm{f}_{\mathrm{CLK}}=45 \mathrm{MHz}$ ( $50 \%$ duty cycle), Rx ADC input amplitude $=-0.5 \mathrm{dBFS}$, Tx DAC output amplitude $=0 \mathrm{dBFS}, \mathrm{CM} 1=0, \mathrm{CMO}=0$, differential Rx ADC input, differential Tx DAC output, $C_{\text {REFP }}=C_{\text {REFN }}=\mathrm{CCOM}=0.33 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


AUX-ADC DIFFERENTIAL NONLINEARITY


AUX-DAC OUTPUT VOLTAGE
vs. OUTPUT SINK CURRENT



AUX-DAC OUTPUT VOLTAGE vs. OUTPUT SOURCE CURRENT


AUX-DAC SETTLING TIME


# 10-Bit, 45Msps, Full-Duplex Analog Front-End 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | REFP | Positive Reference Voltage Input Terminal. Bypass with a $0.33 \mu \mathrm{~F}$ capacitor to GND as close to REFP as possible. |
| $\begin{gathered} 2,8,11,39, \\ 41,47,51 \end{gathered}$ | VDD | Analog Supply Voltage. Bypass $\mathrm{V}_{\mathrm{DD}}$ to GND with a combination of a $2.2 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 3 | IAP | Channel-IA Positive Analog Input. For single-ended operation, connect signal source to IAP. |
| 4 | IAN | Channel-IA Negative Analog Input. For single-ended operation, connect IAN to COM. |
| 5, 7, 12, 40, 50 | GND | Analog Ground. Connect all GND pins to ground plane. |
| 6 | CLK | Conversion Clock Input. Clock signal for both receive ADCs and transmit DACs. |
| 9 | QAN | Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM. |
| 10 | QAP | Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. |
| 13-22 | AD0-AD9 | Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and AD0 is the least significant bit (LSB). |
| 23 | OGND | Output-Driver Ground |
| 24 | OV ${ }_{\text {DD }}$ | Output-Driver Power Supply. Supply range from +1.8 V to $\mathrm{V}_{\mathrm{DD}}$. Bypass $\mathrm{OV}_{D D}$ to OGND with a combination of a $2.2 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 25-34 | DA0-DA9 | Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DAO is the least significant bit (LSB). DAO-DA9 are internally pulled up to OVDD. |
| 35 | DOUT | Aux-ADC Digital Output |
| 36 | DIN | 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK. |
| 37 | SCLK | 3-Wire Serial-Interface Clock Input |
| 38 | $\overline{\text { CS/WAKE }}$ | 3-Wire Serial-Interface Chip-Select/WAKE Input. When the MAX19713 is in shutdown, $\overline{\mathrm{CS}} / \mathrm{WAKE}$ controls the wake-up function. See the Wake-Up Function section. |
| 42 | ADC2 | Selectable Auxiliary ADC Analog Input 2 |
| 43 | ADC1 | Selectable Auxiliary ADC Analog Input 1 |
| 44 | DAC3 | Auxiliary DAC3 Analog Output (Vout $=0$ at Power-Up) |
| 45 | DAC2 | Auxiliary DAC2 Analog Output (Vout $=0$ at Power-Up) |
| 46 | DAC1 | Auxiliary DAC1 Analog Output (AFC DAC, Vout = 1.1V at Power-Up) |
| 48 | IDN | Tx DAC Channel-ID Differential Negative Output |
| 49 | IDP | Tx DAC Channel-ID Differential Positive Output |
| 52 | QDN | Tx DAC Channel-QD Differential Negative Output |
| 53 | QDP | Tx DAC Channel-QD Differential Positive Output |
| 54 | REFIN | Reference Input. Connect to V ${ }_{\text {DD }}$ for internal reference. |
| 55 | COM | Common-Mode Voltage I/O. Bypass COM to GND with a $0.33 \mu \mathrm{~F}$ capacitor. |
| 56 | REFN | Negative Reference Voltage Input Terminal. Rx ADC conversion range is $\pm\left(V_{\text {REFP }}-V_{\text {REFN }}\right)$. Bypass REFN to GND with a $0.33 \mu \mathrm{~F}$ capacitor. |
| - | EP | Exposed Paddle. Exposed paddle is internally connected to GND. Connect EP to the GND plane. |

Detailed Description
The MAX19713 integrates a dual, 10-bit Rx ADC and a dual, 10-bit Tx DAC while providing ultra-low power and high dynamic performance at 45Msps conversion
rate. The Rx ADC analog input amplifiers are fully differential and accept 1.024 V P-p full-scale signals. The Tx DAC analog outputs are fully differential with $\pm 400 \mathrm{mV}$ full-scale output, selectable common-mode DC level, and adjustable channel ID-QD offset trim.

## 10-Bit, 45Msps, Full-Duplex Analog Front-End

The MAX19713 integrates three 12-bit auxiliary DACs (aux-DACs) and a 10 -bit, 333ksps auxiliary ADC (auxADC) with 4:1 input multiplexer. The aux-DAC channels feature $1 \mu$ s settling time for fast AGC, VGA, and AFC level setting. The aux-ADC features data averaging to reduce processor overhead and a selectable clockdivider to program the conversion rate.
The MAX19713 includes a 3 -wire serial interface to control operating modes and power management. The serial interface is SPITM and MICROWIRE ${ }^{\text {TM }}$ compatible. The MAX19713 serial interface selects shutdown, idle, standby, FD, transmit (Tx), and receive (Rx) modes, as well as controls aux-DAC and aux-ADC channels.
The MAX19713 features two independent, high-speed, 10-bit buses for the Rx ADC and Tx DAC, which allow full-duplex (FD) operation for frequency-division duplex applications. Each bus can be disabled to optimize power management through the 3 -wire interface. The

MICROWIRE is a trademark of National Semiconductor Corp. SPI is a trademark of Motorola, Inc.

MAX19713 operates from a single 2.7V to 3.3V analog supply and a 1.8 V to 3.3 V digital supply.

Dual 10-Bit Rx ADC
The ADC uses a seven-stage, fully differential, pipelined architecture that allows for high-speed conversion while minimizing power consumption. Samples taken at the inputs move progressively through the pipeline stages every half clock cycle. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for channel IA and 5.5 clock cycles for channel QA. The ADC full-scale analog input range is $\pm V_{\text {REF }}$ with a $\mathrm{V}_{\mathrm{DD}} / 2( \pm 0.8 \mathrm{~V})$ common-mode input range. VREF is the difference between $V_{\text {refp }}$ and Vrefn. See the Reference Configurations section for details.

## Input Track-and-Hold (T/H) Circuits

Figure 1 displays a simplified diagram of the Rx ADC input track-and-hold (T/H) circuitry. Both ADC inputs (IAP, QAP, IAN, and QAN) can be driven either differentially or single-ended. Match the impedance of IAP and


Figure 1. Rx ADC Internal T/H Circuits

# 10-Bit, 45Msps, Full-Duplex Analog Front-End 

## Table 1. Rx ADC Output Codes vs. Input Voltage

| DIFFERENTIAL INPUT VOLTAGE | DIFFERENTIAL INPUT (LSB) | OFFSET BINARY (AD0-AD9) | OUTPUT DECIMAL CODE |
| :---: | :---: | :---: | :---: |
| $V_{\text {REF }} \times 512 / 512$ | 511 (+Full Scale - 1 LSB) | 1111111111 | 1023 |
| $V_{\text {REF }} \times 511 / 512$ | 510 (+Full Scale - 2 LSB) | 1111111110 | 1022 |
| $V_{\text {REF }} \times 1 / 512$ | +1 | 1000000001 | 513 |
| $V_{\text {REF }} \times 0 / 512$ | 0 (Bipolar Zero) | 1000000000 | 512 |
| -VREF $\times 1 / 512$ | -1 | 0111111111 | 511 |
| -VREF $\times 511 / 512$ | -511 (-Full Scale + 1 LSB) | 0000000001 | 1 |
| -VREF $\times 512 / 512$ | -512 (-Full Scale) | 0000000000 | 0 |



Figure 2. Rx ADC Transfer Function

IAN, as well as QAP and QAN, and set the input signal common-mode voltage within the $\mathrm{V}_{\mathrm{DD}} / 2$ ( $\pm 0.8 \mathrm{~V}$ ) Rx ADC range for optimum performance.

## Rx ADC System Timing Requirements

Figure 3 shows the relationship between the clock, analog inputs, and the resulting output data. Channels IA and QA are sampled on the rising edge of the clock signal (CLK) and the resulting data is multiplexed at the ADO-AD9 outputs. Channel IA data is updated on the rising edge and channel QA data is updated on the falling
edge of CLK. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for channel IA and 5.5 clock cycles for channel QA.

Digital Output Data (ADO-AD9)
ADO-AD9 are the Rx ADC digital logic outputs of the MAX19713. The logic level is set by OVDD from 1.8 V to VDD. The digital output coding is offset binary (Table 1). Keep the capacitive load on the digital outputs ADO-AD9 as low as possible (<15pF) to avoid large digital currents feeding back into the analog portion of the MAX19713 and degrading its dynamic performance. Buffers on the digital outputs isolate the outputs from heavy capacitive loads. Adding $100 \Omega$ resistors in series with the digital outputs close to the MAX19713 will help improve ADC performance. Refer to the MAX19713EVKIT schematic for an example of the digital outputs driving a digital buffer through $100 \Omega$ series resistors.
During SHDN, IDLE, STBY, SPI2, and SPI4 states, digital outputs ADO-AD9 are tri-stated.

Dual 10-Bit Tx DACs
The dual 10-bit digital-to-analog converters (Tx DACs) operate with clock speeds up to 45 MHz . The Tx DAC digital inputs, DAO-DA9, are multiplexed on a single 10 -bit transmit bus. The voltage reference determines the Tx DAC full-scale voltage at IDP, IDN and QDP, QDN analog outputs. See the Reference Configurations section for setting the reference voltage.

## 10-Bit, 45Msps, Full-Duplex <br> Analog Front-End



Figure 3. Rx ADC System Timing Diagram

## Table 2. Tx DAC Output Voltage vs. Input Codes

(Internal Reference Mode Vrefdac $=1.024 \mathrm{~V}$, External Reference Mode Vrefdac $=$ Vrefin, Vfs $=400$ for 800mVP-P Full Scale)

| DIFFERENTIAL OUTPUT VOLTAGE (V) | OFFSET BINARY (DA0-DA9) | INPUT DECIMAL CODE |
| :---: | :---: | :---: |
| $\left(V_{F S}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 1111111111 | 1023 |
| $\left(V_{F S}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1021}{1023}$ | 1111111110 | 1022 |
| $\left(V_{F S}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{3}{1023}$ | 1000000001 | 513 |
| $\left(V_{F S}\right) \frac{V_{\text {REFDAC }}}{1024} \times \frac{1}{1023}$ | 1000000000 | 512 |
| $\left(V_{F S}\right) \frac{-V_{\text {REFDAC }}}{1024} \times \frac{1}{1023}$ | 0111111111 | 511 |
| $\left(V_{F S}\right) \frac{-V_{\text {REFDAC }}}{1024} \times \frac{1021}{1023}$ | 0000000001 | 1 |
| $\left(V_{F S}\right) \frac{-V_{\text {REFDAC }}}{1024} \times \frac{1023}{1023}$ | 0000000000 | 0 |

The Tx DAC outputs (IDN, IDP, QDN, QDP) are biased at an adjustable common-mode DC level and designed to drive a differential input stage with $\geq 70 \mathrm{k} \Omega$ input impedance. This simplifies the analog interface between RF quadrature upconverters and the MAX19713. Many RF upconverters require a 0.71 V to 1.06 V common-mode bias. The MAX19713 common-mode DC bias eliminates discrete level-setting resistors and code-generated level shifting while preserving the full dynamic range of each Tx DAC. The Tx DAC differential analog outputs cannot be used in single-ended mode because of the
internally generated common-mode DC level. Table 2 shows the Tx DAC output voltage vs. input codes. Table 10 shows the selection of DC common-mode levels. See Figure 4 for an illustration of the Tx DAC analog output levels.
The Tx DAC also features an independent DC offset trim on each ID-QD channel. This feature is configured through the SPI interface. The DC offset correction is used to optimize sideband and carrier suppression in the Tx signal path (see Table 9).

# 10-Bit, 45Msps, Full-Duplex Analog Front-End 



Figure 4. Tx DAC Common-Mode DC Level at IDN, IDP or QDN, QDP Differential Outputs


Figure 5. Tx DAC System Timing Diagram

# 10-Bit, 45Msps, Full-Duplex Analog Front-End 

## Tx DAC Timing

Figure 5 shows the relationship among the clock, input data, and analog outputs. Channel ID data is latched on the falling edge of the clock signal, and channel QD data is latched on the rising edge of the clock signal, at which point both ID and QD outputs are simultaneously updated.

## 3-Wire Serial Interface and Operation Modes

The 3-wire serial interface controls the MAX19713 operation modes as well as the three 12-bit aux-DACs and the 10-bit aux-ADC. Upon power-up, program the MAX19713 to operate in the desired mode. Use the 3wire serial interface to program the device for shutdown, idle, standby, FD, Rx, Tx, aux-DAC controls, or aux-ADC conversion. A 16-bit data register sets the mode control as shown in Table 3. The 16-bit word is composed of four control bits (A3-A0) and 12 data bits (D11-D0). Data is shifted in MSB first (D11) and LSB last (A0) format. Table 4 shows the MAX19713 power-management modes. Table 5 shows the SPI-controlled Tx, Rx, and FD modes. The serial interface remains active in all modes.

## SPI Register Description

Program the control bits, $\mathrm{A} 3-\mathrm{AO}$, in the register as shown in Table 3 to select the operating mode. Modify A3-A0 bits to select from ENABLE-16, Aux-DAC1, Aux-DAC2, Aux-DAC3, IOFFSET, QOFFSET, COMSEL, Aux-ADC, ENABLE-8, and WAKEUP-SEL modes. ENABLE-16 is the default operating mode (see Table 6). This mode allows for shutdown, idle, and standby states as well as switching between FAST, SLOW, Rx and Tx modes. Tables 4 and 5 show the required SPI settings for each mode.
In ENABLE-16 mode, the aux-DACs have independent control bits E4, E5, and E6, bit E9 enables the aux-ADC. Table 7 shows the auxiliary DAC enable codes. Table 8 shows the auxiliary ADC enable code. Bits E11 and E10 are reserved. Program bits E11 and E10 to logic-low. Bits E3, E7, and E8 are not used.
Modes aux-DAC1, aux-DAC2, and aux-DAC3 select the aux-DAC channels named DAC1, DAC2, and DAC3 and hold the data inputs for each DAC. Bits _D11-_D0 are the data inputs for each aux-DAC and can be programmed through SPI. The MAX19713 also includes two 6-bit registers that can be programmed to adjust the offsets for the Tx DAC ID and QD channels independently (see Table 9). Use the COMSEL mode to select the output common-mode voltage with bits CM1 and CM0 (see Table 10). Use aux-ADC mode to start the auxiliary ADC conversion (see the 10 -Bit, 333ksps Auxiliary ADC section for details). Use ENABLE-8 mode
for faster enable and switching between shutdown, idle, and standby states as well as switching between FAST, SLOW, Rx and Tx modes and the FD mode.

The WAKEUP-SEL register selects the operating mode that the MAX19713 is to enter immediately after coming out of shutdown (Table 11). See the Wake-Up Function section for more information.
Shutdown mode offers the most dramatic power savings by shutting down all the analog sections (including the reference) of the MAX19713. In shutdown mode, the Rx ADC digital outputs are in tri-state mode, the Tx DAC digital inputs are internally pulled to OVDD, and the Tx DAC outputs are at OV. When the Rx ADC outputs transition from tri-state to active mode, the last converted word is placed on the digital output bus. The Tx DAC previously stored data is lost when coming out of shutdown mode. The wake-up time from shutdown mode is dominated by the time required to charge the capacitors at REFP, REFN, and COM. In internal reference mode and buffered external reference mode, the wake-up time is typically $500 \mu$ s to enter Rx mode, $26.4 \mu$ s to enter Tx mode, and $500 \mu$ s to enter FD mode.
In all operating modes, the Tx DAC inputs DAO-DA9 are internally pulled to OVDD. To reduce the supply current of the MAX19713 in shutdown mode do not pull DAO-DA9 low. This consideration is especially important in shutdown mode to achieve the lowest quiescent current
In idle mode, the reference and clock distribution circuits are powered, but all other functions are off. The Rx ADC outputs AD0-AD9 are forced to tri-state. The Tx DAC DAO-DA9 inputs are internally pulled to OVDD, while the Tx DAC outputs are at OV. The wake-up time is $3.7 \mu$ s to enter $R x$ mode, $5.1 \mu$ s to enter Tx mode, and $5.1 \mu \mathrm{~s}$ to enter FD mode. When the Rx ADC outputs transition from tri-state to active, the last converted word is placed on the digital output bus.
In standby mode, the reference is powered but all other device functions are off. The wake-up time from standby mode is $3.8 \mu \mathrm{~s}$ to enter Rx mode, $24.4 \mu$ s to enter Tx mode, and $24.4 \mu$ s to enter FD mode. When the Rx ADC outputs transition from tri-state to active, the last converted word is placed on the digital output bus.

## FAST and SLOW Rx and Tx Modes

The MAX19713 features FAST and SLOW modes for switching between Rx and Tx operation. In FAST Tx mode, the Rx ADC core is powered on but the ADC digital outputs AD0-AD9 are tri-stated. The Tx DAC digital bus is active and the DAC core is fully operational.

# 10-Bit, 45Msps, Full-Duplex Analog Front-End 

Table 3. MAX19713 Mode Control

| REGISTERNAME | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (MSB) | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 (LSB) |
| ENABLE-16 | $\begin{gathered} \text { E11 }=0 \\ \text { Reserved } \\ \hline \end{gathered}$ | $E 10=0$ <br> Reserved | E9 | - | - | E6 | E5 | E4 | - | E2 | E1 | E0 | 0 | 0 | 0 | 0 |
| Aux-DAC1 | 1 D11 | 1 D10 | 1D9 | 1D8 | 1D7 | 1D6 | 1D5 | 1D4 | 1D3 | 1D2 | 1D1 | 1D0 | 0 | 0 | 0 | 1 |
| Aux-DAC2 | 2D11 | 2D10 | 2D9 | 2D8 | 2D7 | 2D6 | 2D5 | 2D4 | 2D3 | 2D2 | 2D1 | 2D0 | 0 | 0 | 1 | 0 |
| Aux-DAC3 | 3D11 | 3D10 | 3D9 | 3D8 | 3D7 | 3D6 | 3D5 | 3D4 | 3D3 | 3D2 | 3D1 | 3D0 | 0 | 0 | 1 | 1 |
| IOFFSET | - | - | - | - | - | - | 105 | IO4 | IO3 | IO2 | IO1 | 100 | 0 | 1 | 0 | 0 |
| QOFFSET | - | - | - | - | - | - | QO5 | QO4 | QO3 | QO2 | QO1 | QOO | 0 | 1 | 0 | 1 |
| COMSEL | - | - | - | - | - | - | - | - | - | - | CM1 | CM0 | 0 | 1 | 1 | 0 |
| Aux-ADC | AD11 = 0 <br> Reserved | AD10 | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | 0 | 1 | 1 | 1 |
| ENABLE-8 | - | - | - | - | - | - | - | - | - | E2 | E1 | E0 | 1 | 0 | 0 | 0 |
| WAKEUP-SEL | - | - | - | - | - | - | - | - | - | W2 | W1 | W0 | 1 | 0 | 0 | 1 |

- = Not used.

Table 4. Power-Management Modes

| ADDRESS |  |  | DATA BITS |  |  | MODE | FUNCTION (POWER <br> MANAGEMENT) | DESCRIPTION | COMMENT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| A3 | A2 | A1 | A0 | E9* | E2 | E1 | E0 |  |  |  |

$X=$ Don't care.
*Bit E9 is not available in 8-bit mode.
${ }^{* *}$ In IDLE and STBY modes, the aux-ADC can be turned on or off.

## 10-Bit, 45Msps, Full-Duplex <br> Analog Front-End

Table 5. MAX19713 Tx, Rx, and FD Control Using SPI Commands

| ADDRESS |  |  |  | DATA BITS |  |  | MODE | FUNCTION (Tx-Rx SWITCHING SPEED) | DESCRIPTION | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | A0 | E2 | E1 | E0 |  |  |  |  |
| $\begin{gathered} 0000 \\ \text { (16-Bit Mode) } \\ \text { and } \\ 1000 \\ \text { (8-Bit Mode) } \end{gathered}$ |  |  |  | 0 | 1 | 1 | SPI1-Rx | SLOW | Rx Mode: <br> Rx ADC $=0 N$ <br> Rx Bus = Enabled <br> Tx DAC = OFF <br> (Tx DAC outputs at OV) <br> Tx Bus = OFF (all inputs are pulled high) | Slow transition to Tx mode from this mode. Low power. |
|  |  |  |  | 1 | 0 | 0 | SPI2-Tx | SLOW | Tx Mode: $\begin{aligned} & \text { Rx ADC = OFF } \\ & \text { Rx Bus = Tri-state } \\ & \text { Tx DAC = ON } \\ & \text { Tx Bus = ON } \end{aligned}$ | Slow transition to Rx mode from this mode. Low power. |
|  |  |  |  | 1 | 0 | 1 | SPI3-Rx | FAST | Rx Mode: <br> $R \times A D C=O N$ <br> Rx Bus = Enabled <br> $\mathrm{T} \times \mathrm{DAC}=\mathrm{ON}$ <br> (Tx DAC outputs at midscale) <br> Tx Bus = OFF (all inputs are pulled high) | Fast transition to Tx mode from this mode. Moderate power. |
|  |  |  |  | 1 | 1 | 0 | SPI4-Tx | FAST | $\begin{aligned} & \text { Tx Mode: } \\ & \text { Rx ADC = ON } \\ & \text { Rx Bus = Tri-state } \\ & \text { Tx DAC = ON } \\ & \text { Tx Bus = ON } \end{aligned}$ | Fast transition to Rx mode from this mode. Moderate power. |
|  |  |  |  | 1 | 1 | 1 | FD | FAST | FD Mode: $\begin{aligned} & \mathrm{R} \times \mathrm{ADC}=\mathrm{ON} \\ & \mathrm{R} \times \text { Bus }=\mathrm{ON} \\ & \mathrm{~T} \times \mathrm{DAC}=\mathrm{ON} \\ & \mathrm{~T} \times \text { Bus }=O N \end{aligned}$ | Default Mode <br> Fast transition to any mode. Moderate power. |

In FAST Rx mode, the Tx DAC core is powered on. The Tx DAC outputs are set to midscale. In this mode, the Tx DAC input bus is disconnected from the DAC core and DAO-DA9 are internally pulled to OVDD. The Rx ADC digital bus is active and the ADC core is fully operational.
In FAST mode, the switching time from $T x$ to $R x$, or $R x$ to Tx is minimized because the converters are on and do not have to recover from a power-down state. In FAST mode, the switching time from $R x$ to $T x$ and $T x$ to $R x$ is $0.1 \mu \mathrm{~s}$. Power consumption is higher in FAST mode because both Tx and Rx cores are always on.
In SLOW Tx mode, the Rx ADC core is powered off and the ADC digital outputs AD0-AD9 are tri-stated. The Tx

DAC digital bus is active and the DAC core is fully operational. In SLOW Rx mode, the Tx DAC core is powered off. The Tx DAC outputs are set to 0 . In SLOW Rx mode, the Tx DAC input bus is disconnected from the DAC core and DA0-DA9 are internally pulled to OVDD. The Rx ADC digital bus is active and the ADC core is fully operational. The switching times for SLOW modes are $4.9 \mu \mathrm{~s}$ for Rx to Tx and $3.7 \mu \mathrm{~s}$ for Tx to Rx .
Power consumption in SLOW Tx mode is 49.5 mW , and 79.2 mW in SLOW Rx mode. Power consumption in FAST Tx mode is 89.1 mW , and 86.4 mW in FAST Rx mode.

## 10-Bit, 45Msps, Full-Duplex Analog Front-End

Table 6. MAX19713 Default (Power-On) Register Settings

| REGISTER | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} 16 \\ \text { (MSB) } \end{gathered}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |
| ENABLE-16 | 0 | 0 | 0 | - | - | 0 | 0 | 0 | - | 1 | 1 | 1 |
|  |  |  | $\begin{gathered} \text { Aux-ADC } \\ =O N \end{gathered}$ |  |  | Aux-DAC1 to Aux-DAC3 = ON |  |  |  | FD mode |  |  |
| Aux-DAC1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
|  | DAC1 output set to 1.1V |  |  |  |  |  |  |  |  |  |  |  |
| Aux-DAC2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | DAC2 output set to OV |  |  |  |  |  |  |  |  |  |  |  |
| Aux-DAC3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | DAC3 output set to 0V |  |  |  |  |  |  |  |  |  |  |  |
| IOFFSET | - | - | - | - | - | - | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | No offset on channel ID |  |  |  |  |  |
| QOFFSET | - | - | - | - | - | - | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | No offset on channel QD |  |  |  |  |  |
| COMSEL | - | - | - | - | - | - | - | - | - | - | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  | $\mathrm{V}_{\text {COMD }}=1.06 \mathrm{~V}$ |  |
| Aux-ADC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | $\begin{aligned} \text { Aux-ADC }= & \text { ON, Conversion }=\text { IDLE, Aux-ADC REF }=2.048 \mathrm{~V}, \mathrm{MUX}=\mathrm{ADC} 1, \\ & \text { Averaging }=1, \text { Clock Divider }=1, \text { DOUT }=\text { Disabled } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
| ENABLE-8 | - | - | - | - | - | - | - | - | - | 1 | 1 | 1 |
|  |  |  |  |  |  |  |  |  |  | FD mode |  |  |
| WAKEUP-SEL | - | - | - | - | - | - | - | - | - | 1 | 1 | 1 |
|  |  |  |  |  |  |  |  |  |  | Wake | state | mode |

Table 7. Aux-DAC Enable Table (ENABLE-16 Mode)

| E6 | E5 | E4 | Aux-DAC3 | Aux-DAC2 | Aux-DAC1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | ON | ON | ON |  |
| 0 | 0 | 1 | ON | ON | OFF |  |
| 0 | 1 | 0 | ON | OFF | ON |  |
| 0 | 1 | 1 | ON | OFF | OFF |  |
| 1 | 0 | 0 | OFF | ON | ON |  |
| 1 | 0 | 1 | OFF | ON | OFF |  |
| 1 | 1 | 0 | OFF | OFF | ON |  |
| 1 | 1 | 1 | OFF | OFF | OFF |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | Default mode |  |  |  |

Table 8. Aux-ADC Enable Table (ENABLE-16 Mode)

| E9 | SELECTION |
| :---: | :---: |
| 0 (Default) | Aux-ADC is Powered ON |
| 1 | Aux-ADC is Powered OFF |

FD Mode
The MAX19713 features an FD mode, which is ideal for applications supporting frequency-division duplex. In FD mode, both Rx ADC and Tx DAC, as well as their respective digital buses, are active and the device can receive and transmit simultaneously. Switching from FD mode to other Rx or Tx modes is fast ( $0.1 \mu \mathrm{~s}$ ) since

## 10-Bit, 45Msps, Full-Duplex <br> Analog Front-End

Table 9. Offset Control Bits for ID and QD Channels (IOFFSET or QOFFSET Mode)

| BITS IO5-IOO WHEN IN IOFFSET MODE, BITS QO5-QOO WHEN IN QOFFSET MODE |  |  |  |  |  | OFFSET 1 LSB = (VFSp-p / 1023) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IO5/Q05 | IO4/Q04 | IO3/Q03 | IO2/Q02 | I01/Q01 | 100/Q00 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | -31 LSB |
| 1 | 1 | 1 | 1 | 1 | 0 | -30 LSB |
| 1 | 1 | 1 | 1 | 0 | 1 | -29 LSB |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| 1 | 0 | 0 | 0 | 1 | 0 | -2 LSB |
| 1 | 0 | 0 | 0 | 0 | 1 | -1 LSB |
| 1 | 0 | 0 | 0 | 0 | 0 | OmV |
| 0 | 0 | 0 | 0 | 0 | 0 | OmV (Default) |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 LSB |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 LSB |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| 0 | 1 | 1 | 1 | 0 | 1 | 29 LSB |
| 0 | 1 | 1 | 1 | 1 | 0 | 30 LSB |
| 0 | 1 | 1 | 1 | 1 | 1 | 31 LSB |

Note: $1 \mathrm{LSB}=\left(800 \mathrm{mV} \mathrm{P}_{-P} / 1023\right)=0.782 \mathrm{mV}$.

Table 10. Common-Mode Select (COMSEL Mode)

| CM1 | CM0 | Tx PATH OUTPUT COMMON MODE (V) |
| :---: | :---: | :---: |
| 0 | 0 | 1.06 (Default) |
| 0 | 1 | 0.94 |
| 1 | 0 | 0.82 |
| 1 | 1 | 0.71 |

the on-board converters are already powered. Consequently, power consumption in this mode is the maximum of all operating modes. In FD mode the MAX19713 consumes 91.8 mW .

## Wake-Up Function

The MAX19713 uses the SPI interface to control the operating modes of the device including the shutdown and wake-up functions. Once the device has been placed in shutdown through the appropriate SPI command, the first pulse on $\overline{\mathrm{CS}} / W A K E$ performs a wake-up function. At the first rising edge of $\overline{\mathrm{CS}} / W A K E$, the MAX19713 is forced to a preset operating mode determined by the WAKEUP-SEL register. This mode is

Table 11. WAKEUP-SEL Register

| W2 | W1 | wo | POWER MODE AFTER WAKE-UP <br> (WAKE-UP STATE) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Invalid Value. This value is ignored <br> when inadvertently written to the <br> WAKEUP-SEL register. |
| 0 | 0 | 1 | IDLE |
| 0 | 1 | 0 | STBY |
| 0 | 1 | 1 | SPI1-SLOW Rx |
| 1 | 0 | 0 | SPI2-SLOW Tx |
| 1 | 0 | 1 | SPI3-FAST Rx |
| 1 | 1 | 0 | SPI4-FAST Tx |
| 1 | 1 | 1 | FD (Default) |

termed the wake-up state. If the WAKEUP-SEL register has not been programmed, the wake-up state for the MAX19713 is FD mode by default (Tables 6, 11). The WAKEUP-SEL register cannot be programmed with W2 $=0, W 1=0$, and $W 0=0$. If this value is inadvertently written to the device, it is ignored and the register continues to store its previous value. Upon wake-up, the

## 10-Bit, 45Msps, Full-Duplex Analog Front-End



Figure 6. Serial-Interface Timing Diagram


Figure 7. Mode-Recovery Timing Diagram

MAX19713 enters the power mode determined by the WAKEUP-SEL register, however, all other settings (Tx DAC offset, Tx DAC common-mode voltage, aux-DAC settings, aux-ADC state) are restored to their values prior to shutdown.
The only SPI line that is monitored by the MAX19713 during shutdown is $\overline{\mathrm{CS}} / \mathrm{WAKE}$. Any information transmitted to the MAX19713 concurrent with the $\overline{\mathrm{CS}} /$ WAKE wake-up pulse is ignored.

SPI Timing
The serial digital interface is a standard 3 -wire connection ( $\overline{\mathrm{CS}} / \mathrm{WAKE}, \mathrm{SCLK}, \mathrm{DIN}$ ) compatible with SPI/QSPITM/ MICROWIRE/DSP interfaces. Set CS/WAKE low to enable the serial data loading at DIN or output at DOUT. Following a $\overline{C S} /$ WAKE high-to-low transition, data is shifted synchronously, most significant bit first, on the rising edge of the serial clock (SCLK). After 16 bits are loaded into the serial input register, data is transferred to the latch
when $\overline{\mathrm{CS}} /$ WAKE transitions high. $\overline{\mathrm{CS}} /$ WAKE must transition high for a minimum of 80 ns before the next write sequence. SCLK can idle either high or low between transitions. Figure 6 shows the detailed timing diagram of the 3 -wire serial interface.

## Mode-Recovery Timing

Figure 7 shows the mode-recovery timing diagram. tWAKE is the wake-up time when exiting shutdown, idle, or standby mode and entering $R x$, Tx, or FD mode. tENABLE is the recovery time when switching between either Rx or Tx mode. twake or tenable is the time for the RX ADC to settle within 1dB of specified SINAD performance and Tx DAC settling to 10 LSB error. LWAKE and teNABLE times are measured after the 16 -bit serial command is latched into the MAX19713 by a $\overline{\text { CS}} /$ WAKE transition high. In FAST mode, the recovery time is $0.1 \mu \mathrm{~s}$ to switch between Tx or Rx modes.

QSPI is a trademark of Motorola, Inc.

