## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 

General Description

The MAX1997/MAX1998 provide the voltages required for active-matrix, thin-film transistor liquid-crystal displays (TFT LCDs). Both combine a high-performance step-up regulator with two linear-regulator controllers, input protection switch control, and flexible sequence programming. The MAX1997 contains two additional linearregulator controllers and a VCOM buffer. The MAX1997/ MAX1998 can operate from input supplies of 2.7 V to 5.5 V and feature multiple levels of protection circuitry, making them complete power-supply systems for displays.
The main DC-DC converter provides the regulated supply voltage for the display's source-driver ICs. The converter is a high-frequency (up to 1.5 MHz ) step-up regulator with an integrated 14 V N-channel MOSFET that allows the use of ultra-small inductors and ceramic capacitors while achieving efficiencies over 85\%. Its current-mode control architecture provides fast transient response to pulsed loads. Internal soft-start and cycle-by-cycle current limit help prevent input surge currents.
The positive and negative linear-regulator controllers postregulate charge-pump outputs for TFT gate-on and gate-off supplies. Both linear-regulator controllers, as well as the step-up regulator, have supply-sequencing control inputs. The three outputs can be sequenced in any order by selecting the appropriate external components.
The MAX1997 features a high-current backplane driver (VCOM). This buffer provides peak currents exceeding 300 mA (typ) and requires only a $0.47 \mu \mathrm{~F}$ output filter capacitor. The MAX1997's two additional linear-regulator controllers can be used to build the gamma reference voltage and a logic supply.
The MAX1997/MAX1998 have a unique input switch control that can replace the typical input supply fuse. When a fault is detected, the regulator is disconnected from the input supply. The fault detector monitors all the regulated output voltages and the current from the input supply. In addition, the MAX1997/MAX1998 enter shutdown when the internal over-temperature threshold is reached.

The MAX1997 is available in a 32-pin thin QFN package and the MAX1998 is available in a 20-pin thin QFN package. Both packages have a maximum thickness of 0.8 mm suitable for ultra-thin LCD panels.

Applications<br>Notebook Computer Displays<br>LCD Monitors<br>Car Navigation Displays

Features<br>- 2.7V to 5.5V Input Supply Range<br>- Adjustable (Up to +13V) Output Voltage for Source-Driver ICs<br>- Integrated High-Efficiency Power MOSFET<br>- Linear-Regulator Controllers for TFT Gate-On and Gate-Off Supplies<br>- High-Current VCOM Buffer (MAX1997 Only)<br>- Two Additional Linear-Regulator Controllers (MAX1997 Only)<br>- Programmable Power-Up Sequencing<br>- Multiple Overload Protection with Thermal Shutdown<br>- $1 \mu \mathrm{~A}$ Shutdown Current

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :--- |
| MAX1997ETJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 Thin QFN $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ |
| MAX1998ETP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Thin QFN $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ |

Pin Configurations


Pin Configurations continued at end of data sheet.

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 

## ABSOLUTE MAXIMUM RATINGS

| IN, SHDN, FB, FBP, FBN, FB1, FB2, ONDC $\overline{O N P}, \overline{O N N}, \overline{O N 2}$, TGNDA, TGNDB to GND | D.............. -0.3 V to +6 V |
| :---: | :---: |
| PGND to GND | $\pm 0.3 \mathrm{~V}$ |
| LX, V ${ }_{\text {dDb }}$ to GND | -0.3V to +14V |
| DRVP, DRV1, DRV2, DRVA to GND | -0.3V to +30V |
| REF, FREQ, GATE, OCN, OCP, CT, |  |
| PFLT to GND | -0.3V to VIN +0.3 V |
| DRVN to GND .....................................VII | V IN -28 V to V IN +0.3 V |
| FBPB, FBNB, OUTB to GND......................- | ..-0.3V to VDDB +0.3 V |
| OUTB Continuous Output Current | ...... $\pm 100 \mathrm{~mA}$ |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, $\mathrm{V}_{I N}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}=10 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{ONDC}=\mathrm{FREQ}=\mathrm{IN}, \mathrm{C}_{\text {REF }}=0.22 \mu \mathrm{~F}, \mathrm{PGND}=\mathrm{GND}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5} \mathbf{5}^{\circ} \mathbf{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN Supply Range |  |  | 2.7 |  | 5.5 | V |
| IN Undervoltage Lockout Threshold | 350mV (typ) <br> hysteresis | $V_{\text {IN }}$ rising | 2.5 | 2.7 | 2.9 | V |
|  |  | VIN falling | 2.2 | 2.35 | 2.5 |  |
| IN Quiescent Current (Note 1) | $\begin{aligned} & V_{F B}=V_{F B P}=V_{F B 1}=V_{F B 2}=1.5 \mathrm{~V}, V_{F B N}=0 \\ & \text { (MAX1997 only) } \end{aligned}$ |  |  | 0.54 | 1.25 | mA |
|  | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{FBP}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {FBN }}=0$ (MAX1998 only) |  |  | 0.476 | 1 |  |
| IN Shutdown Current | $V \overline{\text { SHDN }}=0, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| REF Output Voltage | $-2 \mu \mathrm{~A}$ < IREF < $50 \mu \mathrm{~A}$ |  | 1.231 | 1.250 | 1.269 | V |
|  | $-2 \mu \mathrm{~A}<\mathrm{I}$ REF $<75 \mu \mathrm{~A}$ |  | 1.225 | 1.250 | 1.275 |  |
| Thermal Shutdown |  |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| OVERCURRENT COMPARATOR |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OCN }}=\mathrm{V}_{\text {OCP }}=1.5 \mathrm{~V}$ to $0.8 \mathrm{~V} \times \mathrm{V}_{\text {I }}$ |  | -5 |  | +5 | mV |
| Input Bias Current | $V_{\text {OCN }}=\mathrm{V}_{\text {OCP }}=0.8 \mathrm{~V} \times \mathrm{V}_{\text {IN }}$ |  | -50 |  | +50 | nA |
| OCN, OCP Input Common-Mode Range |  |  | 1.5 |  | $\begin{gathered} 0.8 \times \\ V_{\text {IN }} \end{gathered}$ | V |
| FAULT TIMER |  |  |  |  |  |  |
| Fault Timer Period | PFLT = GND (MAX1997 only) |  |  | 21.8 |  | ms |
|  | PFLT unconnected (MAX1997 only) |  |  | 43.6 |  |  |
|  | PFLT = IN, or MAX1998 |  |  | 87.2 |  |  |
| GATE Output Sink Current During Slew | $\mathrm{V}_{\text {GATE }}=1.5 \mathrm{~V}$ during turn-on transition |  | 5 | 10 | 15 | $\mu \mathrm{A}$ |
| GATE Output Pulldown Resistance | $\mathrm{V}_{\text {GATE }}<0.5 \mathrm{~V}$ |  |  |  | 200 | $\Omega$ |
| GATE Output Pullup Resistance |  |  |  |  | 200 | $\Omega$ |
| MAIN STEP-UP REGULATOR |  |  |  |  |  |  |
| Output Voltage Range |  |  | VIN |  | 13 | V |
| Operating Frequency | FREQ $=1 \mathrm{~N}$ |  |  | 1.5 |  | MHz |
|  | FREQ unconnected |  | 0.637 | 0.75 | 0.863 |  |
|  | FREQ = GND |  |  | 0.375 |  |  |

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $\mathrm{V} I \mathrm{~N}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}=10 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{ONDC}=\mathrm{FREQ}=\mathrm{IN}, \mathrm{C}$ REF $=0.22 \mu \mathrm{~F}, \mathrm{PGND}=\mathrm{GND}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$ Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator Maximum Duty Cycle |  | 80 | 85 | 90 | \% |
| FB Regulation Voltage | $\mathrm{LLX}=200 \mathrm{~mA}$ | 1.229 | 1.242 | 1.254 | V |
| FB Fault Trip Level | $V_{\text {FB }}$ falling | 0.96 | 1.00 | 1.04 | V |
| FB Load Regulation | IMAIN $=0$ to full load |  | -1.6 |  | \% |
| FB Line Regulation | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to 5.5 V |  | 0.2 | 0.4 | \%/V |
| FB Input Bias Current | $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ | -100 |  | +100 | nA |
| LX On-Resistance |  |  | 250 | 450 | $\mathrm{m} \Omega$ |
| LX Leakage Current | $V_{L X}=13 \mathrm{~V}$ |  | 0.01 | 20 | $\mu \mathrm{A}$ |
| LX Current Limit |  | 1.6 | 2.1 | 2.8 | A |
| LX RMS Current Rating | (Note 2) |  |  | 1.4 | A |
| Soft-Start Period |  |  | 4096/fosc |  | s |
| Soft-Start Step Size |  |  | $V_{\text {REF } / 32}$ |  | V |

POSITIVE LINEAR-REGULATOR CONTROLLERS (REG P, REG 1, AND REG 2)

| FB_ Regulation Voltage | IDRVP $=100 \mu \mathrm{~A}$ | 1.225 | 1.250 | 1.275 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IDRV1 $=1350 \mu \mathrm{~A}$ (MAX1997 only) |  |  |  |  |
|  | IDRV2 $=335 \mu \mathrm{~A}$ (MAX1997 only) |  |  |  |  |
| FB_ Fault Trip Level | $V_{\text {FB_ }}$ falling | 0.96 | 1.00 | 1.04 | V |
| FB_ Input Bias Current | $\mathrm{V}_{\text {FB_- }}=1.25 \mathrm{~V}$ | -250 |  | +250 | nA |
| FB_ Effective Load Regulation Error (Transconductance) | VDRVP $=10 \mathrm{~V}, \mathrm{IDRVP}=0.05 \mathrm{~mA}$ to 1 mA |  |  | -2 | \% |
|  | $V_{\text {DRV1 }}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{DVV}}=0.5 \mathrm{~mA}$ to 5 mA (MAX1997 only) |  | -1.5 |  |  |
|  | $V_{\text {DRV2 }}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{DRV} 2}=0.1 \mathrm{~mA}$ to 2 mA (MAX1997 only) |  |  |  |  |
| FB_Line (IN) Regulation Error | IDRVP $=100 \mu \mathrm{~A}, 2.7 \mathrm{~V}<\mathrm{V}$ IN $<5.5 \mathrm{~V}$ |  | 1 |  | mV |
|  | $\begin{aligned} & \text { IDRV1 }=1350 \mu \mathrm{~A}, 2.7 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V} \\ & \text { (MAX1997 only) } \end{aligned}$ |  |  |  |  |
|  | $\begin{aligned} & \text { IDRV2 }=335 \mu \mathrm{~A}, 2.7 \mathrm{~V}<\mathrm{V} \text { IN }<5.5 \mathrm{~V} \\ & \text { (MAX1997 only) } \end{aligned}$ |  |  |  |  |
| Bandwidth | (Note 2) | 1000 |  |  | kHz |
| DRVP Sink Current | $\mathrm{V}_{\text {FB_ }}=1.1 \mathrm{~V}, \mathrm{~V}_{\text {DRV }}=10 \mathrm{~V}$ | 2 | 3.3 |  | mA |
| DRV1 Sink Current (MAX1997 only) |  | 5 | 18 |  |  |
| DRV2 Sink Current (MAX1997 only) |  | 5 | 15 |  |  |
| DRV_ Leakage Current | $\mathrm{V}_{\text {FB_ }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DRV }}$ - $=28 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| Soft-Start Period |  | 4096/fosc |  |  | s |
| Soft-Start Step Size |  | $\mathrm{V}_{\text {REF } / 32}$ |  |  | V |
| NEGATIVE LINEAR-REGULATOR CONTROLLER (REG N) |  |  |  |  |  |
| FBN Regulation Voltage | IDRVN $=100 \mu \mathrm{~A}$ | 95 | 125 | 155 | mV |
| FBN Fault Trip Level | $V_{\text {FBN }}$ rising | 325 | 370 | 475 | mV |
| FBN Input Bias Current | $\mathrm{V}_{\mathrm{FBN}}=0 \mathrm{~V}$ | -200 |  | +200 | nA |

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 

ELECTRICAL CHARACTERISTICS (continued)
(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}=10 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{ONDC}=\mathrm{FREQ}=\mathrm{IN}, \mathrm{C} E F=0.22 \mu \mathrm{~F}, \mathrm{PGND}=\mathrm{GND}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5} \mathbf{5}^{\circ} \mathbf{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FBN Effective Load Regulation Error (Transconductance) | $V_{\text {DRVN }}=-10 \mathrm{~V}, \mathrm{I}$ DRVN $=50 \mu \mathrm{~A}$ to 1 mA |  | 18 | 25 | mV |
| FBN Line (IN) Regulation Error | IDRVN $=100 \mu \mathrm{~A}, 2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ |  | 1 |  | mV |
| Bandwidth | (Note 2) | 1000 |  |  | kHz |
| DRVN Source Current | $V_{\text {FBN }}=200 \mathrm{mV}, \mathrm{V}_{\text {DRVN }}=-10 \mathrm{~V}$ | 2 | 4.2 |  | mA |
| DRVN Leakage Current | $V_{\text {FBN }}=-0.1 \mathrm{~V}, \mathrm{~V}_{\text {DRVN }}=-20 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| Soft-Start Period |  |  | 4096/fosc |  | S |
| Soft-Start Step Size |  |  | $\mathrm{V}_{\text {REF/32 }}$ |  | V |

VCOM BUFFER (MAX1997 only)

| VDDB Supply Range |  | 4.5 |  | 13 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDDB Supply Current | $V_{\text {FBPB }}=\mathrm{V}_{\text {FBNB }}=5 \mathrm{~V}$, $\mathrm{V}_{\text {DDB }}=9 \mathrm{~V}$ |  | 367 | 900 | $\mu \mathrm{A}$ |
| VDDB Shutdown Current | $V_{\text {DDB }}=13 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{ONDC}=\mathrm{GND}$ |  | 3.5 | 13 | $\mu \mathrm{A}$ |
| Input Offset Voltage | $\mathrm{V}_{\text {FBPB }}=2.5 \mathrm{~V}$, no load | -5 |  | +5 | mV |
| Input Bias Current | $\mathrm{V}_{\text {FBPB }}=\mathrm{V}_{\text {FBNB }}=1.2 \mathrm{~V}$ to $\mathrm{V}_{\text {DDB }}-1.2 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Input Offset Current | $\mathrm{V}_{\text {FBPB }}=\mathrm{V}_{\text {FBNB }}=1.2 \mathrm{~V}$ to $\mathrm{V}_{\text {DDB }}-1.2 \mathrm{~V}$ | -100 |  | +100 | nA |
| Input Common-Mode Range | $\mathrm{V}_{\mathrm{DDB}}=4.5 \mathrm{~V}$ to 13 V | 1.2 |  | VDDB - $1.2$ | V |
| Power-Supply Rejection Ratio | $\mathrm{V}_{\text {DDB }}=4.5 \mathrm{~V}$ to 13V, $\mathrm{V}_{\text {FBPB }}=2.25 \mathrm{~V}$ | 70 |  |  | dB |
| Common-Mode Rejection Ratio | $\mathrm{V}_{\text {FBPB }}=\mathrm{V}_{\text {FBNB }}=1.2 \mathrm{~V}$ to $\mathrm{V}_{\text {DDB }}-1.2 \mathrm{~V}$ | 70 |  |  | dB |
| Gain-Bandwidth Product | Small signal |  | $1 / 6 \pi C_{L}$ |  | Hz |
| Load-Transient Settling Time | $R_{L}=25 \Omega, C_{L}=10 n F, V_{\text {DRIVE }}=9 \mathrm{~V}$, settle to within 10mV (Note 4) |  | 5 |  | $\mu \mathrm{S}$ |
| Transconductance | Small signal ( $\pm 1 \mathrm{mV}$ overdrive) | 0.3 |  |  | $\mu \mathrm{S}$ |
|  | Large signal ( $\pm 30 \mathrm{mV}$ overdrive) | 7.2 |  |  |  |
| Output Current Drive | $\pm 100 \mathrm{mV}$ overdrive, V | $\pm 150$ | $\pm 300$ |  | mA |

LOGIC SIGNALS (SHDN, ONDC)

| Input Low Voltage | 100mV typ hysteresis | 0.4 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage |  | 1.6 |  |  | V |
| Input Current |  | 0.01 |  | 1 | $\mu \mathrm{A}$ |
| CONTROL INPUTS AND OUTPUTS |  |  |  |  |  |
| $\overline{\text { ONN, }} \overline{\text { ONP, }}$, ON2 Comparator Offset | $\mathrm{V}_{\overline{\mathrm{ON}}}-\mathrm{V}_{\text {CT }}, \mathrm{V}_{\text {CT }}=1.25 \mathrm{~V} \pm 50 \mathrm{mV}$ | -50 |  | +50 | mV |
| DRVA Sink Current | $V_{\text {DRVA }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{CT}}=1.25 \mathrm{~V}, \mathrm{~V} \overline{\mathrm{ON2} 2}=2 \mathrm{~V}$ | 5 | 11 |  | mA |
| DRVA Off-Leakage | $V_{\text {DRVA }}=28 \mathrm{~V}, \mathrm{~V}_{\mathrm{CT}}=1.25 \mathrm{~V}, \mathrm{~V} \overline{\mathrm{ON} 2}=1 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| CT Source Current | $V_{C T}=1 \mathrm{~V}$ | 2.5 | 5 | 7.5 | $\mu \mathrm{A}$ |
| CT Discharge Resistance | $V_{C T}=1 \mathrm{~V}$ |  | 15 | 100 | $\Omega$ |
| FREQ, PFLT Input Low Voltage |  |  |  | 1 | V |
| FREQ, PFLT Input Middle Voltage |  | VIN/2 |  |  |  |
| FREQ, PFLT Input High Voltage |  | VIN - 1 |  |  | V |
| FREQ, PFLT Input Current | FREQ, PFLT = GND or IN | -50 |  | +50 | $\mu \mathrm{A}$ |

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}=10 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{ONDC}=\mathrm{FREQ}=\mathrm{IN}, \mathrm{C}_{\text {REF }}=0.22 \mu \mathrm{~F}, \mathrm{PGND}=\mathrm{GND}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}\right.$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)$ (Note 3)

| PARAMETER | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IN Supply Range |  |  | 2.7 | 5.5 | V |
| IN Undervoltage Lockout Threshold | 350mV typ hysteresis | VIN rising | 2.5 | 2.9 | V |
|  |  | VIN falling | 2.2 | 2.5 |  |
| IN Quiescent Current (Note 1) | $\begin{aligned} & V_{F B}=V_{F B P}=V_{F B 1}=V_{F B 2}=1.5 \mathrm{~V}, V_{F B N}=0 \\ & \text { (MAX1997 only) } \end{aligned}$ |  |  | 1.25 | mA |
|  | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{FBP}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBN}}=0$ (MAX1998 only $)$ |  |  | 1 |  |
| REF Output Voltage | $-2 \mu \mathrm{~A}<\mathrm{I}_{\text {REF }}<50 \mu \mathrm{~A}$ |  | 1.223 | 1.270 | V |
|  | $-2 \mu \mathrm{~A}<1 \mathrm{IREF}<75 \mu \mathrm{~A}$ |  | 1.218 | 1.280 |  |
| OVERCURRENT COMPARATOR |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OCN }}=\mathrm{V}_{\text {OCP }}=1.5 \mathrm{~V}$ to $0.8 \mathrm{~V} \times \mathrm{V}_{\text {IN }}$ |  | -5 | +5 | mV |
| Input Bias Current | $\mathrm{V}_{\text {OCN }}=\mathrm{V}_{\text {OCP }}=0.8 \mathrm{~V} \times \mathrm{V}_{\text {IN }}$ |  | -50 | +50 | nA |
| OCN, OCP Input Common-Mode Range |  |  | 1.5 | $\begin{aligned} & 0.8 \times \\ & V_{\text {IN }} \end{aligned}$ | V |
| MAIN STEP-UP REGULATOR |  |  |  |  |  |
| Output Voltage Range |  |  | VIN | 13 | V |
| Operating Frequency | $F R E Q=1 \mathrm{~N}$ |  | 1 | 2 | MHz |
|  | FREQ unconnected |  | 0.563 | 0.937 |  |
|  | FREQ = GND |  | 0.25 | 0.50 |  |
| Oscillator Maximum Duty Cycle |  |  | 78 | 92 | \% |
| FB Regulation Voltage | $1 \mathrm{LX}=200 \mathrm{~m}$ |  | 1.215 | 1.260 | V |
| FB Fault Trip Level | $\mathrm{V}_{\mathrm{FB}}$ falling |  | 0.96 | 1.04 | V |
| FB Input Bias Current | $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ |  | -100 | +100 | nA |
| LX On-Resistance |  |  |  | 450 | $\mathrm{m} \Omega$ |
| LX Current Limit |  |  | 1.6 | 2.8 | A |

POSITIVE LINEAR-REGULATOR CONTROLLERS (REG P, REG 1, AND REG 2)

| FB_ Regulation Voltage | IDRVP $=100 \mu \mathrm{~A}$ | 1.213 | 1.288 | V |
| :---: | :---: | :---: | :---: | :---: |
|  | IDRV1 $=1350 \mu \mathrm{~A}$ (MAX1997 only) |  |  |  |
|  | IDRV2 = 335 ${ }^{\text {A }}$ (MAX1997 only) |  |  |  |
| FB_ Fault Trip Level | $\mathrm{V}_{\text {FB__ }}$ falling | 0.96 | 1.04 | V |
| FB_ Effective Load Regulation Error (Transconductance) | $V_{\text {DRVP }}=10 \mathrm{~V}, \mathrm{I}_{\text {DRVP }}=0.05 \mathrm{~mA}$ to 1 mA |  | -2.5 | \% |
|  | $V_{D R V 1}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{DRV} 1}=0.5 \mathrm{~mA}$ to 5 mA (MAX1997 only) |  |  |  |
|  | $V_{\text {DRV2 }}=10 \mathrm{~V}, I_{\text {DRV2 }}=0.1 \mathrm{~mA}$ to 2 mA (MAX1997 only) |  |  |  |
| DRVP Sink Current | $\mathrm{V}_{\text {FB_ }}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{DRV}_{-}}=10 \mathrm{~V}$ | 1 |  | mA |
| DRV1 Sink Current (MAX1997 Only) |  | 5 |  |  |
| DRV2 Sink Current (MAX1997 Only) |  | 5 |  |  |

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{I N}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}=10 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{ONDC}=\mathrm{FREQ}=\mathrm{IN}, \mathrm{C}_{\text {REF }}=0.22 \mu \mathrm{~F}, \mathrm{PGND}=\mathrm{GND}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}\right.$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)$ (Note 3)

| PARAMETER | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| NEGATIVE LINEAR-REGULATOR CONTROLLER (REG N) |  |  |  |  |
| FBN Regulation Voltage | IDRVN $=100 \mu \mathrm{~A}$ | 95 | 155 | mV |
| FBN Fault Trip Level | $\mathrm{V}_{\text {FBN }}$ rising | 325 | 475 | mV |
| FBN Effective Load Regulation Error (Transconductance) | $V_{\text {DRVN }}=-10 \mathrm{~V}, \operatorname{ldRVN}=0.05 \mathrm{~mA}$ to 5 mA |  | 30 | mV |
| DRVN Source Current | $V_{\text {FBN }}=200 \mathrm{mV}, \mathrm{V}_{\text {DRVN }}=-10 \mathrm{~V}$ | 1 |  | mA |
| VCOM BUFFER (MAX1997 only) |  |  |  |  |
| VDDB Supply Range |  | 4.5 | 13 | V |
| VDDB Supply Current | $\mathrm{V}_{\text {FBPB }}=\mathrm{V}_{\text {FBNB }}=5 \mathrm{~V}, \mathrm{~V}_{\text {DDB }}=9 \mathrm{~V}$ |  | 900 | $\mu \mathrm{A}$ |
| Input Offset Voltage | $V_{\text {FBPB }}=2.5 \mathrm{~V}$, no load | -5 | +5 | mV |
| Input Bias Current | $\mathrm{V}_{\text {FBPB }}=\mathrm{V}_{\text {FBNB }}=1.2 \mathrm{~V}$ to $\mathrm{V}_{\text {DDB }}-1.2 \mathrm{~V}$ |  | 1 | $\mu \mathrm{A}$ |
| Input Common-Mode Range | $V_{\text {DDB }}=4.5 \mathrm{~V}$ to 13 V | 1.2 | $\begin{gathered} \text { VDDB } \\ 1.2 \end{gathered}$ | V |
| Out Current Drive | $\pm 100 \mathrm{mV}$ overdrive, V OUTB $=3 \mathrm{~V}$ or 7 V | $\pm 150$ |  | mA |
| LOGIC SIGNALS ( $\overline{\text { SHDN, ONDC) }}$ |  |  |  |  |
| Input Low Voltage | 100mV typ hysteresis |  | 0.4 | V |
| Input High Voltage |  | 1.6 |  | V |
| CONTROL INPUTS AND OUTPUTS |  |  |  |  |
| FREQ, PFLT Input Low Voltage |  |  | 1 | V |
| FREQ, PFLT Input High Voltage |  | VIN - 1 |  | V |
| FREQ, PFLT Input Current | FREQ, PFLT = GND or IN | -50 | +50 | $\mu \mathrm{A}$ |

Note 1: Quiescent current does not include switching losses.
Note 2: Guaranteed by design, not production tested.
Note 3: Specifications to $-40^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.
Note 4: The VCOM buffer load transient settling time is measured with the following circuit:


6

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer

Typical Operating Characteristics
(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{MAIN}}=9 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}} \mathrm{ON}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{G} \text { _OFF }}=-7 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GAMMA}}=8.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



A: $\operatorname{IMAIN}=0$ T0 $200 \mathrm{~mA}, 200 \mathrm{~mA} /$ div
B: $\mathrm{V}_{\text {MAIN }}=9 \mathrm{~V}, 50 \mathrm{mV} / \mathrm{div}, ~ A C-C O U P L E D$
C: INDUCTOR CURRENT, $500 \mathrm{~mA} /$ div

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer

$\qquad$ Typical Operating Characteristics (continued)
(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{MAIN}}=9 \mathrm{~V}, \mathrm{~V}_{\mathrm{G} \_\mathrm{ON}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{G} \_\mathrm{OFF}}=-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GAMMA}}=8.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

STEP-UP REGULATOR LOAD TRANSIENT RESPONSE (WITH LAG COMPENSATION, FIGURE 9)

$10 \mu \mathrm{~s} / \mathrm{div}$
A: $I_{\text {MAIN }}=0$ TO $200 \mathrm{~mA}, 200 \mathrm{~mA} /$ div
B: $\mathrm{V}_{\text {MAIN }}=9 \mathrm{~V}, 50 \mathrm{mV} / \mathrm{div}$, AC-COUPLED
C: INDUCTOR CURRENT, $500 \mathrm{~mA} / \mathrm{div}$
$\mathrm{R} 7=76.8 \mathrm{k} \Omega, \mathrm{R} 8=12.1 \mathrm{k} \Omega, \mathrm{R} 10=1.5 \mathrm{k} \Omega, \mathrm{C} 10=470 \mathrm{pF}$


[^0]STEP-UP REGULATOR LOAD TRANSIENT RESPONSE
(WITHOUT LAG COMPENSATION, FIGURE 1)


A: $\operatorname{IMAIN}=50 \mathrm{~mA}$ T0 $1 \mathrm{~A}, 1 \mathrm{~A} / \mathrm{div}$
B: $V_{\text {MAIN }}=9 \mathrm{~V}, 100 \mathrm{mV} /$ div, AC-COUPLED
C: INDUCTOR CURRENT, 1 A/div


A: $V_{\text {MAIN }}, 10 \mathrm{~V} / \mathrm{div}$
B: VSOURCE, 10V/div
C: V Gate on $^{\text {, 10V/div }}$
D: VGATE 0fF, 10V/div
D: $V_{\text {GATE }}=\frac{O F F}{}, 10 / \overline{d i v}$
$V_{\overline{O N N}}<V_{\overline{O N P}}<V_{\text {ON2 }}$

STEP-UP REGULATOR LOAD TRANSIENT RESPONSE
( $2 \mu \mathrm{~s}$ PULSES)
(WITH LAG COMPENSATION, FIGURE 9)


10us/div
A: $I_{\text {MAIN }}=50 \mathrm{~mA}$ TO 1A, $1 \mathrm{~A} / \mathrm{div}$
B: $V_{\text {MAIN }}=9 \mathrm{~V}, 100 \mathrm{mV} / \mathrm{div}, ~ A C-C O U P L E D$
C: INDUCTOR CURRENT, 1 A/div
$R 7=76.8 \mathrm{k} \Omega, \mathrm{R} 8=12.1 \mathrm{k} \Omega, \mathrm{R} 10=1.5 \mathrm{k} \Omega, \mathrm{C} 10=470 \mathrm{pF}$


A: $V_{\text {main }}, 10 \mathrm{~V} /$ div
B: VSOURCE, 10V/div
C: VGATE_ON, 10V/div
D: VGATE_OFF, 10V/div
$V_{\overline{\mathrm{ONN}}}>\bar{V}_{\overline{\mathrm{ONP}}}>V_{\overline{\mathrm{ON} 2}}$

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer

Typical Operating Characteristics (continued)
(Circuit of Figure 1, $\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{MAIN}}=9 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}_{-}} \mathrm{ON}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}$ OFF $=-7 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GAMMA}}=8.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer

Typical Operating Characteristics (continued)
(Circuit of Figure 1, $\mathrm{V}_{I N}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {MAIN }}=9 \mathrm{~V}, \mathrm{~V}_{G_{-}} \mathrm{ON}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{G} \text { _OFF }}=-7 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GAMMA}}=8.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$,


A: $V_{\text {MAIN }}, 5 \mathrm{~V} / \mathrm{div}$
B: VGATE, $5 \mathrm{~V} / \mathrm{div}$
C: VG_0N, 10V/div
D: $V_{G}$ OfF, 10V/div
 unless otherwise noted.)


## LX CURRENT LIMIT vs. INPUT VOLTAGE




A: $V_{\text {MAIN, }} 5 \mathrm{~V} / \mathrm{div}$
B: VGATE, 5V/div
C: $V_{G}$ _on, $10 V / d i v$
D: VG_0fF, 10V/div
VCOM BUFFER TRANSCONDUCTANCE
vs. TEMPERATURE


REFERENCE VOLTAGE vs. LoAd CURRENT


LOAD CURRENT ( $\mu \mathrm{A}$ )

VCOM LOAD TRANSIENT RESPONSE (CIRCUIT OF PAGE 6, NOTE 4)


A: LOAD CURRENT, 1A/div
B: $V_{\text {OUTB }}=3.6 \mathrm{~V}, 200 \mathrm{mV} / \mathrm{div}, ~ A C-C O U P L E D$ C: $V_{x}, 20 \mathrm{~V} / \mathrm{div}$

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :--- |
| MAX1997 | MAX1998 |  |  |
| 1 | - | TGNDB | Internal Connection. Connect this pin to ground. Do not leave this pin floating. |
| 2 | 1 | PGND | Power Ground. PGND is the source of the N-channel power MOSFET. Connect PGND to the <br> star ground at the device's backside pad. |
| 3 | - | DRV1 | Logic Linear-Regulator (REG 1) Base Drive. Open drain of an internal N-channel MOSFET. <br> Connect DRV1 to the base of an external PNP linear regulator pass transistor. (See the Pass <br> Transistor Selection section). |

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer

Pin Description (continued)

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX1997 | MAX1998 |  |  |
| 4 | - | FB1 | Logic Linear-Regulator (REG 1) Feedback Input. FB1 regulates at 1.25 V nominal. Connect FB1 to the center tap of a resistive voltage-divider between the REG 1 output and the analog ground (GND) to set the output voltage. Place the resistive voltage-divider close to the pin. |
| 5 | 2 | CT | Sequence Timing Control Input. Connect a capacitor from this pin to GND. This timing capacitor controls the turn-on of REG P, REG N, REG 2, and DRVA. The sequence timing block is enabled, together with the main step-up regulator, when ONDC goes high. Then an internal $5 \mu \mathrm{~A}$ current source charges the timing capacitor from OV to $\mathrm{V}_{\mathrm{IN}}$, which sets the turnon delay. A discharge switch keeps CT at GND when the sequence timing block is disabled. (See the Power-Up Sequencing and Inrush Current Control section.) |
| 6 | 3 | $\overline{\mathrm{ONN}}$ | Gate-Off Linear-Regulator (REG N) Sequence Control Input. REG $N$ is enabled when $\overline{\text { SHDN }}$ is high, the gate to the input P-channel MOSFET is low, ONDC is high, and $\mathrm{V}_{\mathrm{CT}}>\mathrm{V}_{\mathrm{ONN}}$. (See the Power-Up Sequencing and Inrush Current Control section.) |
| 7 | 4 | $\overline{O N P}$ | Gate-On Linear-Regulator (REG P) Sequence Control Input. REG $P$ is enabled when $\overline{S H D N}$ is high, the gate to the input $P$-channel MOSFET is low, ONDC is high, and $V_{C T}>V_{\overline{O N P}}$. (See the Power-Up Sequencing and Inrush Current Control section.) |
| 8 | 5 | $\overline{\mathrm{ON} 2}$ | Gamma Linear-Regulator (REG 2) Sequence Control Input. REG 2 is enabled when $\overline{\text { SHDN }}$ is high, the gate to the input P-channel MOSFET is low, ONDC is high, and $V_{C T}>V^{O N 2}$. $\overline{O N 2}$ also controls the DRVA open-drain output, which is typically used to turn on an N-channel MOSFET between the step-up regulator output and the source driver ICs' supply pins. (See the Power-Up Sequencing and Inrush Current Control section.) |
| 9 | 6 | DRVN | Gate-Off Linear-Regulator (REG N) Base Drive. Open drain of an internal P-channel MOSFET. Connect DRVN to the base of an external NPN linear regulator pass transistor. (See the Pass Transistor Selection section.) |
| 10 | 7 | FBN | Gate-Off Linear-Regulator (REG N) Feedback Input. FBN regulates to 125 mV nominal. Connect FBN to the center tap of a resistive voltage-divider between the REG $N$ output and the reference voltage (REF) to set the output voltage. Place the resistive voltage-divider close to the pin. |
| 11 | 8 | DRVA | Open-Drain Sequence Output. The DRVA open-drain output is controlled by ON2. DRVA is typically used to turn on an N-channel MOSFET between the step-up regulator output and the source-driver ICs' supply pins. DRVA is high impedance when $\overline{\text { SHDN }}$ is high, the gate to the input P-channel MOSFET is low, ONDC is high, and $\mathrm{V}_{\mathrm{CT}}>\mathrm{V} \overline{\mathrm{ON} 2}$. Otherwise, DRVA connects to ground. (See the Power-Up Sequencing and Inrush Current Control section.) |
| 12 | 9 | REF | Internal Reference Bypass Terminal. Connect a $0.22 \mu$ F ceramic capacitor from REF to the analog ground (GND). External load capability is at least $75 \mu \mathrm{~A}$. |
| 13 | 10 | GND | Analog Ground. |
| 14 | - | FBNB | VCOM Buffer Inverting Input. (See the VCOM Buffer section.) |
| 15 | - | OUTB | VCOM Buffer Output. Requires a minimum $0.47 \mu \mathrm{~F}$ ceramic filter capacitor to GND. Place the capacitor as close as possible to OUTB. |
| 16 | - | VDDB | VCOM Buffer Supply Input. Bypass to GND with a $0.47 \mu \mathrm{~F}$ capacitor as close as possible to the pin. |
| 17 | - | FBPB | VCOM Buffer Noninverting Input. (See the VCOM Buffer section.) |
| 18 | - | FB2 | Gamma Linear-Regulator (REG 2) Feedback Input. FBP regulates to 1.25 V nominal. Connect FB2 to the center tap of a resistive voltage-divider between the REG 2 output and the analog ground (GND) to set the output voltage. Place the divider close to the pin. |

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 

## Pin Description (continued)

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX1997 | MAX1998 |  |  |
| 19 | - | DRV2 | Gamma Linear-Regulator (REG 2) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV2 to the base of an external PNP linear regulator pass transistor. (See the Pass Transistor Selection section.) |
| 20 | 11 | FB | Main Step-Up Regulator Feedback Input. Connect FB to the center tap of a resistive voltagedivider between the main output ( $\mathrm{V}_{\mathrm{MAIN}}$ ) and the analog ground (GND) to set the main stepup regulator output voltage. (See the Main Step-Up Regulator, Output Voltage Selection section.) Place the resistive voltage-divider close to the pin. |
| 21 | 12 | FBP | Gate-On Linear-Regulator (REG P) Feedback Input. FBP regulates to 1.25 V nominal. Connect FBP to the center tap of a resistive voltage-divider between the REG P output and the analog ground (GND) to set the output voltage. Place the resistive voltage-divider close to the pin. |
| 22 | 13 | DRVP | Gate-On Linear-Regulator (REG P) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRVP to the base of an external PNP linear-regulator pass transistor. (See the Pass Transistor Selection section.) |
| 23 | 14 | LX | Switching Node. Drain of the internal N-channel power MOSFET for the main step-up regulator. |
| 24 | 15 | TGNDA | Internal Connection. Connect this pin to ground. Do not leave this pin floating. |
| 25 | 16 | OCN | Overcurrent Comparator Inverting Input. Connect OCN to the center tap of a resistive voltage-divider connected to the drain of the external input protection P-channel MOSFET. (See the Input Overcurrent Protection section.) If unused, connect OCN to REF. |
| 26 | 17 | OCP | Overcurrent Comparator Noninverting Input. Connect OCP to the center tap of a resistive voltage-divider connected to the source of the external input protection P-channel MOSFET. The voltage on OCP sets the input overcurrent threshold. (See the Input Overcurrent Protection section.) If unused, connect OCP to GND. |
| 27 | 18 | GATE | Gate-Drive Output to the External Input Protection P-Channel MOSFET. (See the Input Overcurrent Protection section.) If unused, leave GATE unconnected. |
| 28 | - | PFLT | Fault Timer Select Input. Pull PFLT above its logic high threshold $\left(0.7 \times \mathrm{V}_{\text {IN }}\right)$ to set the fault delay period to 87 ms . Pull PFLT below its logic low threshold $\left(0.3 \times \mathrm{V}_{\mathrm{IN}}\right)$ to set the fault delay period to 22 ms . Leave PFLT unconnected to set the fault delay period to 44 ms . The fault delay period for the MAX1998 is fixed at 87 ms . |
| 29 | 19 | IN | Supply Input. The supply voltage powers all the control circuitry. The input voltage range is from 2.7V to 5.5 V . Bypass IN to GND with a $0.47 \mu \mathrm{~F}$ ceramic capacitor. Place the capacitor within 5 mm of IN . |
| 30 | - | ONDC | Step-Up Regulator Logic Control Input. The step-up regulator, VCOM buffer, and the sequence timing block are enabled when ONDC is high and disabled when ONDC is low. |
| 31 | 20 | FREQ | Frequency Select Input. Pull FREQ above its logic high threshold ( $0.7 \times \mathrm{V}_{\mathrm{IN}}$ ) to set the main step-up regulator switching frequency to 1.5 MHz . Pull FREQ below its logic low threshold $(0.3 \times \mathrm{V}$ IN $)$ to set the frequency to 375 kHz . Leave FREQ unconnected to set the frequency to 750 kHz . |
| 32 | - | $\overline{\text { SHDN }}$ | Active-Low Shutdown Control Input. All the sections of the device are disabled and the GATE pin goes high when $\overline{\mathrm{SHDN}}$ is below its 0.4 V logic low threshold. Pull $\overline{\mathrm{SHDN}}$ above its 1.6 V logic high threshold to enable the device. Do not leave SHDN unconnected. |

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer



Figure 1. Standard Application Circuit

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer



Figure 2. System Functional Diagram

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 

## Table 1. Selected Component List

| DESIGNATION |  |
| :---: | :--- |
| C2, C13 | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ X5R ceramic capacitors (1206), TDK C3216X5R0J106M |
| C4, C5, C6 | $4.7 \mu \mathrm{~F}, 10 \mathrm{~V}$ X7R ceramic capacitors (1210), Taiyo Yuden LMK352BJ475MF |
| D1 | $1.0 \mathrm{~A}, 30 \mathrm{~V}$ Schottky diode (S-flat), Toshiba CRS02 |
| D2, D3, D4 | $200 \mathrm{~mA}, 25 \mathrm{~V}$ dual-series Schottky diodes (SOT23), Fairchild BAT54S |
| D5, D6 | $200 \mathrm{~mA}, 75 \mathrm{~V}$ diode (SOT23), Fairchild MMBD4148 |
| L1 | $3.0 \mu \mathrm{H}, 1.3 \mathrm{~A}$ inductor, Sumida CLS5D11HP-3RONC |
| N1 | $1.9 \mathrm{~A}, 30 \mathrm{~V}$ N-channel MOSFET (SuperSOTTM-3), Fairchild FDN357P |
| P1 | $2.4 \mathrm{~A}, 20 \mathrm{~V}$ P-channel MOSFET (SuperSOT-3), Fairchild FDN304P |
| Q1 | $3 \mathrm{~A}, 25 \mathrm{~V}$ PNP bipolar transistor (SuperSOT-3), Fairchild FSB749 |
| Q2, Q3 | $200 \mathrm{~mA}, 40 \mathrm{~V}$ PNP bipolar transistors (SOT23), Fairchild MMBT3906 |
| Q4 | $200 \mathrm{~mA}, 40 \mathrm{~V}$ NPN bipolar transistor (SOT23), Fairchild MMBT3904 |

SuperSOT is a trademark of Fairchild Semiconductor.

## Table 2. Component Suppliers

| SUPPLIER | PHONE | FAX | WEBSITE |
| :--- | :---: | :---: | :--- |
| Fairchild | $408-822-2000$ | $408-822-2102$ | www.fairchildsemi.com |
| Sumida | $847-545-6700$ | $847-545-6720$ | www.sumida.com |
| Taiyo Yuden | $800-348-2496$ | $847-925-0899$ | www.t-yuden.com |
| TDK | $847-803-6100$ | $847-390-4405$ | www.component.tdk.com |
| Toshiba | $949-455-2000$ | $949-859-3963$ | www.toshiba.com |

## Standard Application Circuit

The standard application circuit (Figure 1) of the MAX1997 is a complete power-supply system for TFT liquid-crystal displays. The circuit generates 9 V for source drivers, +20 V and -7 V for gate drivers, a 2.5 V logic supply for the timing controller, a 8.6 V gamma reference voltage, and a VCOM buffer. The input voltage range is from 2.7 V to 5.5 V . Table 1 lists the selected component options and Table 2 lists the component suppliers.

## Detailed Description

The MAX1997 and MAX1998 contain a high-performance step-up switching regulator, two low-cost linearregulator controllers, and multiple levels of protection circuitry. The MAX1997 also includes two additional lin-ear-regulator controllers and a high-current VCOM buffer. Figure 2 shows the MAX1997/MAX1998 system functional diagram. The output voltage of the main step-up regulator (VMAIN) can be set from VIN to 13 V with an external resistive voltage-divider. High switching frequency ( $375 \mathrm{kHz} / 750 \mathrm{kHz} / 1.5 \mathrm{MHz}$ ) and currentmode control provide fast transient response and allow the use of low-profile inductors and ceramic capacitors.

The low RDS(ON) internal power MOSFET minimizes the external component count and achieves high efficiency using a lossless current-sense architecture.
Two charge pumps take energy from the main step-up regulator's switching node (LX) to generate positive and negative supplies. Additional capacitor and diode stages can be used to generate supply voltages greater than +35 V and less than -15 V . The positive and negative linear-regulator controllers postregulate the charge-pump supply voltages and allow users to program the power-up sequence as well.
The high-current VCOM buffer of the MAX1997 is ideal for driving the backplane of a TFT LCD panel. It requires only a $0.47 \mu \mathrm{~F}$ ceramic output capacitor for stability. The MAX1997's two additional linear-regulator controllers can be used to build the gamma reference and logic supply.
The unique input switch control of the MAX1997/ MAX1998 senses the current drawn from the input power supply by monitoring the voltage drop across the input P-channel MOSFET. The protection MOSFET and all regulator outputs latch off if an overcurrent condition lasts for more than the fault timer period.

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 



Figure 3. Main Step-Up Converter Functional Diagram

In addition, all outputs are monitored for fault conditions that last longer than the fault timer period. The device goes into a latched shutdown state, if the junction temperature of the device exceeds $+160^{\circ} \mathrm{C}$.

## Main Step-Up Controller

The main step-up regulator switches at up to 1.5 MHz , and employs a current-mode control architecture to maximize loop bandwidth and provide fast transient response to pulsed loads found in source drivers for TFT LCD panels. In addition, the high switching frequency allows the use of low-profile inductors and ceramic capacitors to minimize the thickness of LCD panel designs. The integrated high-efficiency MOSFET reduces the number of external components. The IC's built-in soft-start function controls the inrush current.

Depending on the input-to-output voltage ratio, the regulator controls the output voltage and the power delivered to the output by modulating the duty cycle (D) of the power MOSFET in each switching cycle.

The duty cycle of the MOSFET is approximated by:

$$
D \approx \frac{V_{\text {MAIN }}-V_{I N}}{V_{\text {MAIN }}}
$$

On the rising edge of the internal clock, the controller sets a flip-flop, which turns on the N-channel MOSFET (Figure 3). The input voltage is applied across the inductor. The inductor current ramps up linearly, storing energy in a magnetic field. Once the sum of the feedback voltage, slope-compensation, and current-feedback signals trip the multi-input PWM comparator, the MOSFET turns off, and the flip-flop resets. Since the inductor current is continuous, a transverse potential develops across the inductor that turns on the diode (D1). The voltage across the inductor becomes the difference between the output voltage and the input voltage. This discharge condition forces the current through the inductor to ramp back down, transferring the energy stored in the magnetic field to the output capacitor and the load. The MOSFET remains off for the rest of the clock cycle.

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 



Figure 4. Using Cascode NPN for Output Voltages > 28V

## Positive Linear-Regulator Controller, REG P

The positive linear-regulator controller is an analog gain block with an open-drain N -channel output. It drives an external PNP pass transistor with a $6.8 \mathrm{k} \Omega$ base-to-emitter resistor (Figure 1). Its guaranteed base drive sink current is at least 2 mA . The regulator is designed to deliver 20 mA with an output capacitor of $1 \mu \mathrm{~F}$.
REG $P$ is enabled when $\overline{\text { SHDN }}$ is high, the gate to the input P-channel MOSFET is low, ONDC is high, VCT > V $\overline{\mathrm{ONP}}$, and the soft-start of the main step-up regulator is complete. (See the Power-Up Sequencing and Inrush Current Control section.) Each time it is enabled, the regulator goes through a soft-start routine that ramps up its reference input.
Note that the voltage rating of the DRVP output is 28 V . If higher voltages are present, an external cascode NPN transistor should be used with the emitter connected to DRVP, the base to $\mathrm{V}_{\mathrm{MAIN}}$, and the collector to the base of the PNP (Figure 4).
REG $P$ is typically used to provide the TFT LCD gate driver's gate-on voltage. A sufficient voltage can be produced using a charge-pump circuit as shown in Figure 1. Use as many stages as necessary to obtain the required output voltage. (See the Selecting the Number of Charge-Pump Stages section.)

## Negative Linear-Regulator Controller, REG N

The negative linear-regulator controller is an analog gain block with an open-drain P-channel output. It drives an external NPN pass transistor with a $6.8 \mathrm{k} \Omega$ base-to-emitter resistor (Figure 1). Its guaranteed base drive source current is at least 2 mA . The regulator is designed to deliver 20mA with an output capacitor of $0.47 \mu \mathrm{~F}$.


Figure 5. Using Cascode PNP for Output Voltages < VIN - 28V
REG N is enabled when $\overline{\text { SHDN }}$ is high, the gate to the input P-channel MOSFET is low, ONDC is high, and $\mathrm{V}_{\mathrm{CT}}>\mathrm{V} \overline{\mathrm{ONN}}$ (see the Power-Up Sequencing and Inrush Current Control section). Each time it is enabled, the regulator goes through a soft-start routine that ramps down its reference input.
Note that the voltage rating of the DRVN output is VIN - 28V. If lower voltages are present, an external cascode PNP transistor should be used with the emitter connected to DRVN, the base to GND, and the collector to the base of the NPN (Figure 5).
REG $N$ is typically used to provide the TFT LCD gate driver's gate-off voltage. A negative voltage can be produced using a charge-pump circuit as shown in Figure 1. Use as many stages as necessary to obtain the required output voltage. (See the Selecting the Number of Charge-Pump Stages section.)

## Linear-Regulator Controller, REG 1 (MAX1997 Only)

The linear-regulator controller REG 1 is an analog gain block with an open-drain N-channel output. It drives an external PNP pass transistor with a $510 \Omega$ base-to-emitter resistor (Figure 1). Its guaranteed base-drive sink current is at least 5 mA . The regulator is designed to deliver 300 mA with an output capacitor of $10 \mu \mathrm{~F}$.
REG 1 is enabled when $\overline{\text { SHDN }}$ is high and the gate to the input P-channel MOSFET is low. (See the Power-Up Sequencing and Inrush Current Control section.) Each time it is enabled, the regulator goes through a softstart routine that ramps up its reference input. REG 1 is typically used to provide the TFT LCD timing controller's logic supply.

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 



Figure 6. External P-Channel MOSFET Input Switch Control

## Linear-Regulator Controller REG 2

 (MAX1997 Only)The linear-regulator controller REG 2 is an analog gain block with an open-drain N -channel output. It drives an external PNP pass transistor with a $2.2 \mathrm{k} \Omega$ base-to-emitter resistor (Figure 1). Its guaranteed base drive sink current is at least 5 mA . The regulator is designed to deliver 30 mA with an output capacitor of $2.2 \mu \mathrm{~F}$.
REG 2 is enabled when $\overline{\text { SHDN }}$ is high, the gate to the input P-channel MOSFET is low, ONDC is high, and $\mathrm{V}_{\mathrm{CT}}>\mathrm{V} \overline{\mathrm{ON2} 2}$. (See the Power-Up Sequencing and Inrush Current Control section.) Each time it is enabled, the regulator goes through a soft-start routine that ramps up its reference input. REG 2 is typically used to provide the TFT LCD gamma reference voltage.

## VCOM Buffer (MAX1997 Only)

The MAX1997 includes a VCOM buffer, which is an operational transconductance amplifier that provides a current output for driving the backplane of a TFT LCD panel. The unity-gain bandwidth of this current-output buffer is:

$$
\text { GBW }=g_{m} / \text { COUT }
$$

where $\mathrm{gm}_{\mathrm{m}}$ is the amplifier's transconductance, which is the ratio of the output current to the input voltage. The VCOM buffer requires only a $0.47 \mu \mathrm{~F}$ ceramic output capacitor for stability. The bandwidth is inversely proportional to the output capacitance. Thus, large capacitive loads reduce the bandwidth of the buffer output.
In order to improve the transient response time, the amplifier has nonlinear transconductance. The amplifier senses the output current and increases the transconductance as the output current increases. The effect is to provide additional output current when the load demands it.

## Undervoltage Lockout (UVLO)

To ensure that the input voltage is high enough for reliable operation, the MAX1997/MAX1998 include an undervoltage lockout (UVLO) circuit. The UVLO threshold at the IN pin is 2.7 V (typ) rising and 2.35 V (typ) falling. The 350 mV (typ) hysteresis prevents supply transients from causing a restart. Once the input voltage exceeds the UVLO rising threshold, the controller enables the reference block. Once the reference is above 1.05 V , an internal $10 \mu \mathrm{~A}$ current source pulls the GATE pin low and turns on an external P-channel MOSFET switch (P1, Figure 1) that connects the input supply to the regulator. When the input voltage falls below the UVLO falling threshold, the controller turns off the reference and all the regulator outputs, and pulls GATE high with an internal $100 \Omega$ switch to turn off P1 (Figure 6).

Reference Voltage (REF) The reference output is nominally 1.25 V , and can source up to $75 \mu \mathrm{~A}$. (See the Typical Operating Characteristics.) Bypass REF with a $0.22 \mu \mathrm{~F}$ ceramic capacitor connected between REF and GND.

## Oscillator Frequency Control (FREQ)

The internal oscillator frequency is adjustable using the three-level FREQ input. Connect FREQ to ground for 375 kHz operation, connect FREQ to Vin for 1.5 MHz operation, and leave FREQ unconnected for 750 kHz operation. When FREQ is left unconnected, bypass FREQ to ground with a 1000 pF to $0.1 \mu \mathrm{~F}$ capacitor to prevent switching noise from coupling into the pin's high input impedance. Note that the soft-start period scales with the oscillator frequency. (See the Soft-Start section.) The fault timer period does not scale with the oscillator frequency.

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 

A Shutdown (SHDN)
A logic-low signal on the SHDN pin disables all device functions including the reference. During shutdown, the supply current drops to $0.1 \mu \mathrm{~A}$ (typ) to maximize battery life. The output capacitance, feedback resistors, and load current determine the rate at which each output voltage decays. A logic-high signal on the $\overline{\text { SHDN }}$ pin activates the MAX1997/MAX1998. (See the Power-Up Sequencing section.) Do not leave the SHDN pin floating. Toggling SHDN (below 0.4 V ) or cycling $\mathbb{I N}$ (below 2.2 V ) clears the fault latch.

## Power-Up Sequencing and Inrush Current ControI

Once $\overline{\text { SHDN }}$ is pulled high and the input voltage on $\operatorname{IN}$ exceeds the rising input UVLO threshold (2.7V typ), the reference turns on. With a $0.22 \mu$ F REF bypass capacitor, the reference reaches its regulation voltage of 1.25 V in approximately 1 ms . When the reference voltage is ready, the MAX1997/MAX1998 enable the oscillator and fault detector. After the oscillator is enabled, the controller turns on the external P-channel MOSFET P1 (Figure 1) by pulling GATE low. The GATE is pulled down with a $10 \mu \mathrm{~A}$ current source. Add a capacitor from the gate of P1 to its drain to slow down the turn-on rate of the MOSFET, which reduces inrush current.
To guarantee slow turn-on at lower VIN, add a series resistor between the GATE pin and the gate of the external P-channel MOSFET. The typical value of the resistor ranges between $100 \mathrm{k} \Omega$ and $200 \mathrm{k} \Omega$. Once GATE reaches approximately 0.6 V , an internal N -channel MOSFET turns on and pulls GATE to ground in order to maximize the enhancement of the external P-channel MOSFET. After P1 fully turns on, REG 1 and the fault counter are enabled.
A logic-high signal on ONDC enables the main step-up regulator and the sequence control block. The sequence control state diagram is shown in Figure 7. The unique sequence control block allows the positive gate-driver voltage (VG_ON), negative gate-driver voltage (VG_OFF), and the source-driver supply voltage (VSOURCE) to be turned on in any order. The capacitor at the CT pin is kept discharged until the main step-up regulator is enabled. An internal $5 \mu \mathrm{~A}$ current source starts charging the CT capacitor and the CT voltage ramps linearly up to approximately VIN. REG P, REG N, and REG 2 are enabled when the CT voltage exceeds their associated $\overline{\mathrm{ON}}$ _ control inputs. In addition, the positive linear regulator waits for the completion of the main step-up regulator soft-start. The positive linear regulator is controlled by ONP. The negative linear regulator is controlled by ONN. REG2 and the open-drain output DRVA are controlled by ON2. The DRVA signal can be used to turn on an external N -channel MOSFET
(N1, Figure 1), which connects the main step-up regulator output to the source driver's supply pins.

Soft-Start
Each positive regulator (MAIN, REG P, REG 1, and REG 2) includes a 5 -bit soft-start DAC whose input is the reference, and whose output is stepped in 32 steps from zero up to the reference voltage. The soft-start DAC of the negative regulator (REG $N$ ) steps from the reference down to 125 mV in 32 steps. The soft-start duration scales with the switching frequency selected and is 2.73 ms for 1.5 MHz operation, 5.46 ms for 750 kHz operation, and 10.92 ms for 375 kHz operation.


Figure 7. Power-Up Sequence State Diagram

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 

Table 3. Fault Timer Duration

| FREQ PIN | PFLT PIN $^{\star}$ | FAULT TIMER DURATION (CLOCK CYCLES) | FAULT TIMER DURATION (ms) |
| :---: | :---: | :---: | :---: |
| GND | GND | $2^{13}$ | 21.8 |
| Unconnected | GND | $2^{14}$ | 21.8 |
| IN | GND | $2^{15}$ | 21.8 |
| GND | Unconnected | $2^{14}$ | 43.6 |
| Unconnected | Unconnected | $2^{15}$ | 43.6 |
| $\mathbb{N}$ | Unconnected | $2^{16}$ | 43.6 |
| GND | $\mathbb{N}^{\star \star}$ | $2^{15}$ | 87.2 |
| Unconnected | $\mathbb{N}^{\star \star}$ | $2^{16}$ | 87.2 |
| $\mathbb{N}$ | $\mathbb{N}^{\star \star}$ | $2^{17}$ | 87.2 |

*For MAX1997 only.
**The MAX1998 has PFLT internally connected high.

## Input Overcurrent Protection

The high-side overcurrent comparator of the MAX1997/MAX1998 provides input overcurrent protection when it is used together with the external P-channel MOSFET switch P1 (Figure 1). Connect resistive volt-age-dividers from the source and drain of P1 to GND to set the overcurrent threshold. The center taps of the dividers are connected to the overcurrent comparator inputs (OCN and OCP). See Setting the Input Overcurrent Threshold section for information on calculating the resistor values. An overcurrent event activates the fault-protection circuitry. (See the Fault Protection section.)

Fault Protection
During steady-state operation, if the output of the main regulator or any of the linear-regulator outputs is below its respective fault detection threshold, or an input overcurrent condition occurs, the MAX1997/MAX1998 activate an internal fault timer (Figure 8). If any condition or the combination of conditions indicates a continuous fault for the fault timer duration (see Table 3), the MAX1997/MAX1998 set the fault latch, shutting down all the outputs except the reference and the oscillator. The fault detection circuit is disabled during the softstart time of each regulator. Once the fault condition is removed, toggle $\overline{\mathrm{SHDN}}$ (below 0.4 V ) or cycle the input voltage (below 2.2 V ) to clear the fault latch and reactivate the device.

Thermal Shutdown
The thermal shutdown feature limits total power dissipation in the MAX1997/MAX1998. If the junction temperature $T J$ exceeds $+160^{\circ} \mathrm{C}$, a thermal sensor immediately activates the fault protection (Figure 2) and sets the fault latch, which shuts down all the outputs except the reference, allowing the device to cool down. Once the
device cools down by at least $15^{\circ} \mathrm{C}$, the fault latch can be cleared to reactivate the device. Toggling SHDN (below 0.4 V ) or cycling the input voltage (below 2.2 V ) clears the fault latch.

## Design Procedure

## Main Step-Up Regulator

 Output Voltage SelectionSet the output voltage by connecting a resistive volt-age-divider from the output (VMAIN) to GND with the center tap connected to FB (see Figure 1). Select R8 to be $1.5 \mathrm{k} \Omega$ or less for optimized transient response. For higher efficiency, increase R8 to $12 \mathrm{k} \Omega$ and add lag compensation. (See the Feedback Compensation section.) Calculate R7 with the following equation:

$$
R 7=R 8\left[\left(V_{\mathrm{MAIN}} / \mathrm{V}_{\mathrm{FB}}\right)-1\right]
$$

where $\mathrm{V}_{\mathrm{FB}}=1.242 \mathrm{~V}-(\mathrm{D} \times 20 \mathrm{mV})$ and
$D \approx\left(V_{\text {MAIN }}-V_{I N}\right) / V_{\text {MAIN }}$.
For example, if $V_{I N}=3 V$ and $D \approx 0.66$, then $V_{F B}=$ 1.229 V .

Choosing $1.21 \mathrm{k} \Omega$ for R8, R7 is $7.65 \mathrm{k} \Omega$. Use $7.68 \mathrm{k} \Omega$ for R7. VMAIN can range from Vin to 13 V .

## Inductor Selection

The minimum inductance value, peak current rating, series resistance, and size are factors to consider when selecting the inductor. These factors influence the converter's efficiency, maximum output load capability, transient response time, and output voltage ripple. For a switching frequency of 1.5 MHz , use values between $1.8 \mu \mathrm{H}$ and $4.7 \mu \mathrm{H}$. For a switching frequency of 750 kHz , use values between $3.3 \mu \mathrm{H}$ and $8.2 \mu \mathrm{H}$. For a switching frequency of 375 kHz , use values between $6.8 \mu \mathrm{H}$ and $15 \mu \mathrm{H}$.

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer



Figure 8. Startup and Fault Protection Logic

The maximum inductor current, input voltage, output voltage, and switching frequency determine the inductor value. To ensure an adequate inductor currentsense signal in the IC, always calculate the inductor value with the maximum guaranteed inductor current even though the actual operating current may be much lower. For the MAX1997/MAX1998, the maximum guaranteed inductor current is the minimum value of the internal LX current limit (1.6A, see the Electrical Characteristics). The equations provided here include a constant defined as LIR, which is the ratio of the peak-to-peak inductor current ripple to the average DC inductor current. For a good compromise between the size of the inductor, power loss, and output voltage ripple, select an LIR of 0.3 to 0.5 . The inductance value is then given by:

$$
L=\left(\frac{V_{I N(T Y P)}}{V_{\text {MAIN }}}\right)\left(\frac{V_{\text {MAIN }}-V_{\operatorname{IN}(T Y P)}}{I_{L(M A X)} f_{O S C}}\right)\left(\frac{1}{\operatorname{LIR}}\right)
$$

where fosc is the oscillator frequency (see Electrical Characteristics), and $\mathrm{I}_{\mathrm{L}(\mathrm{MAX})}$ is 1.6A. Considering the typical application circuit, the typical input voltage is 3.3 V , the main output voltage is 9 V , and the switching frequency is 1.5 MHz . Based on the above equations, the inductance value is $4.3 \mu \mathrm{H}$ for an LIR of 0.2. The inductance value is $1.7 \mu \mathrm{H}$ for an LIR of 0.5 . The inductance in the standard application circuit is chosen to be $3.3 \mu \mathrm{H}$.

The inductor's peak current rating should be higher than the expected peak inductor current throughout the normal operating range. The expected peak inductor current is given by:

$$
\begin{aligned}
& \text { IPEAK }=\left(\frac{I_{\mathrm{MAIN}(\mathrm{MAX})} \mathrm{V}_{\mathrm{MAIN}}}{\mathrm{~V}_{\mathrm{IN}(\mathrm{MIN})}}\right)\left(\frac{1}{\eta}\right)+ \\
& \left(\frac{1}{2}\right)\left(\frac{\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}}{\mathrm{V}_{\mathrm{MAIN}}}\right)\left(\frac{\mathrm{V}_{\mathrm{MAIN}}-\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}}{\operatorname{Lf}_{\mathrm{OSC}}}\right)
\end{aligned}
$$

where $\eta$ is the efficiency of the regulator. For most applications, the efficiency is between $75 \%$ and $85 \%$.
Under fault conditions, the inductor current may reach the internal LX current limit (see Electrical Characteristics). However, soft saturation inductors and the controller's fast current-limit circuitry protect the device from failure during such a fault condition.
The inductor's DC resistance can significantly affect efficiency due to the resistive power loss (PLR), which can be approximated by the following equation:

$$
P_{\mathrm{LR}}=\operatorname{LAVG}^{2} \mathrm{R}_{\mathrm{L}} \cong\left(\frac{\operatorname{IMAIN} \times V_{\mathrm{MAIN}}}{\mathrm{~V}_{I N}}\right)^{2} R_{\mathrm{L}}
$$

where ILAVG is the average inductor current and $R_{L}$ is the inductor's series resistance. For best performance, select inductors with resistance less than the internal N-channel MOSFET's on-resistance ( $0.25 \Omega$ typ). To minimize radiated noise in sensitive applications, use a shielded inductor.

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 

## Output Capacitor

The output capacitor affects the circuit's stability and output-voltage ripple. A $15 \mu \mathrm{~F}$ ceramic capacitor works well in most 1.5 MHz applications. Depending on the output capacitor chosen, feedback compensation may be required or desirable to increase the loop phase margin or increase the loop bandwidth for transient response. (See the Feedback Compensation section.)
The total output-voltage ripple has three components: the inductive ripple caused by the capacitor's equivalent series inductance (ESL), the ohmic ripple due to the capacitor's equivalent series resistance (ESR), and the capacitive ripple caused by the charging and discharging of the output capacitance. Since the ESL is usually very small, the inductive ripple can be neglected:

$$
\begin{aligned}
& \mathrm{V}_{\text {RIPPLE }}=\mathrm{V}_{\text {RIPPLE(ESR }}+\mathrm{V}_{\text {RIPPLE }}(\mathrm{C}) \\
& V_{\text {RIPPLE(ESR })} \approx{ }^{\operatorname{lPEAK}} \mathrm{R}_{\text {ESR }}(C O U T) \text {, and } \\
& V_{\text {RIPPLE }(C)} \approx \frac{I_{\text {MAIN }}}{C_{\text {OUT }}}\left(\frac{V_{\text {MAIN }}-V_{\text {IN }}}{V_{\text {MAIN }}{ }^{\text {OSC }}}\right)
\end{aligned}
$$

where IPEAK is the peak inductor current. (See the Inductor Selection section.) For ceramic capacitors, the output voltage ripple is typically dominated by VRIP$\operatorname{PLE}(\mathrm{C})$. The voltage rating and temperature characteristics of the output capacitor must also be considered.

## Feedback Compensation

Feedback compensation is not needed for the excellent stability and fast transient response of Figure 1's circuit. However, lead or lag compensation can be useful to compensate for layout issues, or optimize the transient response for various output capacitor or inductor values.
The loop stability of a current-mode step-up regulator can be analyzed by using a small-signal model. In continuous conduction mode, the loop gain transfer function consists of a DC loop gain, a dominant pole, a right-half-plane (RHP) zero, and an ESR zero. In the case of ceramic output capacitors, the ESR zero is at very high frequency and can be ignored. For stable operation, place the dominant pole at a low enough frequency to ensure that the loop gain reaches unity well before the RHP zero, preferably below one-third of the RHP zero frequency fz_RHP.


Figure 9. External Compensation

The frequency of the dominant pole is:

$$
f_{P_{-} D O M I N A N T}=\frac{1}{2 \pi R_{L} C}
$$

where $R_{L}$ is the load resistance and $C$ is the output capacitance; the frequency of the RHP zero is:

$$
f_{Z_{-} R H P}=(1-D)^{2} \frac{R_{L}}{2 \pi L}
$$

where $D$ is the duty cycle and $L$ is the inductance; and the DC gain is given by:

$$
A_{D C}=20 \times \log \left(\frac{R 8}{R 7+R 8} \times \frac{(1-D)}{R_{C S}} \times R_{L}\right)
$$

where RCS is the $20 \mathrm{~m} \Omega$ internal equivalent currentsense resistor, and R7 and R8 are the feedback divider resistors in Figure 9.
Adding lead compensation (an RC network from VMAIN to FB) increases the loop bandwidth, which can increase the speed of response to transients. Too much speed can destabilize the loop and is not needed or recommended for Figure 1's components.
Lead compensation adds a zero-pole pair, providing gain at higher frequencies and increasing loop bandwidth. The frequencies of the zero and pole for lead compensation depend on the feedback divider resistors and the RC network between $\mathrm{V}_{\text {MAIN }}$ and FB (Figure 9).

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer

The frequencies of the zero and pole for the lead compensation are:

$$
\begin{aligned}
\mathrm{f}_{Z_{-}} \text {LEAD } & =\frac{1}{2 \pi(R 7+R 9) \times \mathrm{C9}} \\
\mathrm{f}_{P_{-} L E A D} & =\frac{1}{2 \pi\left(R 9+\frac{R 7 \times R 8}{R 7 \times R 8}\right) \times C 9}
\end{aligned}
$$

At high frequencies, R9 is effectively in parallel with R7, determining the amount of added high-frequency gain. If R9 is very large, there is no added gain and as R9 approaches zero, the added gain approaches the inverse of the feedback divider's attenuation. A typical value for R9 is greater than half of R7. The value of C9 determines the frequency placement of the zero and pole. A typical value of C9 is between 100pF and 10 nF . When adding lead compensation, always check the loop stability by monitoring the transient response to a pulsed output load.
Adding lag compensation (an RC network from FB to ground) decreases the loop bandwidth and improves FB noise immunity. Lag compensation slows the transient response but can increase stability margin, which can be needed for particular component choices, a poor layout, or high values of FB divider resistors (R8 greater than $1.5 \mathrm{k} \Omega$ ).
Lag compensation adds a pole-zero pair, attenuating gain at higher frequencies and lowering loop bandwidth. The frequencies of the pole and zero for lag compensation depend on the feedback divider resistors and the RC network between FB and GND (Figure 9).
The frequencies of the pole and zero for the lag compensation are:

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{P} \_L A G}=\frac{1}{2 \pi\left(\mathrm{R} 10+\frac{\mathrm{R} 7 \times \mathrm{R} 8}{\mathrm{R} 7+\mathrm{R} 8}\right) \times \mathrm{C} 10} \\
& \mathrm{f}_{Z \_L A G}=\frac{1}{2 \pi(\mathrm{R} 10 \times \mathrm{C} 10)}
\end{aligned}
$$

At high frequencies, R10 is effectively in parallel with R8, increasing the divider attenuation ratio. If R10 is very large, the attenuation ratio remains unchanged and as R10 approaches zero, the attenuation ratio approaches infinity. A typical value for R10 is greater than 0.1 times R8. If high-value divider resistors are used, choose R10 < $1.5 \mathrm{k} \Omega$ for FB noise immunity. The value of C10 determines the frequency placement of the pole and zero. A typical value of C10 is between 100 pF and 1000 pF .

When adding lag compensation, always check the loop stability by monitoring the transient response to a pulsed output load.
The circuit of Figure 1 works well without compensation. The circuit of Figure 9 uses lag compensation to allow higher value FB divider resistors, at the expense of transient response speed, potentially requiring higher value output capacitors (see Typical Operating Characteristics). Using one of these two circuits is recommended.

## Using Compensation for Improved Soft-Start

The digital soft-start of the main step-up regulator limits the average input current during startup. If even smoother startup is needed, add a low-frequency lead compensation network (Figure 9). The improved softstart is active only during startup when the output voltage rises. Positive changes in the output are instantaneously coupled to the FB pin through D1 and feed-forward capacitor C9. This arrangement generates a smoothly rising output voltage. When the output voltage reaches regulation, capacitor C9 charges up through R9 and diode D1 turns off. If desired, C9 and R9 can be chosen also to provide some lead compensation in normal operation. In most applications, lead compensation is not needed, and can be disabled by making R9 large. With R9 much greater than R7, the pole and the zero in the compensation network are very close to one another and cancel out after startup, eliminating the effect of the lead compensation.

## Input Capacitor

The input capacitor (CIN) reduces the current peaks drawn from the input supply and reduces noise injection into the device. A $10 \mu \mathrm{~F}$ ceramic capacitor is used in the standard application circuit (Figure 1) because of the high source impedance seen in typical lab setups. Actual applications usually have much lower source impedance since the step-up regulator often runs directly from the output of another regulated supply. Typically, CIN may be reduced below the values used in the standard applications circuit. Ensure a low-noise supply at the IN pin by using adequate CIN. Alternatively, greater voltage variation can be tolerated on $\mathrm{C}_{\text {IN }}$ if IN is decoupled from $\mathrm{C}_{\text {IN }}$ using an RC lowpass filter (see R1, C1 in Figure 1).

## Rectifier Diode

The MAX1997/MAX1998s' high switching frequency demands a high-speed rectifier. Schottky diodes are recommended for most applications because of their fast recovery time and low forward voltage. In general, a 1A Schottky diode complements the internal MOSFET well.

# Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer 



Figure 10. Setting the Overcurrent Threshold

## Input P-Channel MOSFET

Select the input P-channel MOSFET based on current rating, voltage rating, gate threshold, and on-resistance. The MOSFET must be able to handle the peak input current (see the Inductor Selection section). The drain-to-source voltage rating of the input MOSFET should be higher than the maximum input voltage. Because the MOSFET conducts the full input current, its on-resistance should be low enough for good efficiency. Use a logic-level or low-threshold MOSFET to ensure that the switch is fully enhanced at the lowest input voltage.

## Setting the Input Overcurrent Threshold

The high-side comparator of the MAX1997/MAX1998 provides input overcurrent protection when used in conjunction with an external P-channel MOSFET P1. The accuracy of the overcurrent threshold is affected by many factors, including comparator offset, resistor tolerance, input voltage range, and variations in MOSFET RDS(ON). The input overcurrent comparator is only intended to protect against catastrophic failures. This function is similar to an input fuse.
To minimize the impact of the comparator's input offset on the current-sense accuracy, the sense voltage should be close to the upper limit of the comparator's common-mode range (same as the operating range), which extends up to $80 \%$ of the input voltage. The resistive voltage divider R4/R5, combined with the onstate resistance of P1, sets the overcurrent threshold. The center of R4/R5 is connected to the inverting input (OCN) as shown in Figure 10.

If the comparator and resistors are ideal, the threshold is at the current where both inputs are equal:

$$
V_{I N} \times \frac{R 3}{R 2+R 3}=\left(V_{\mathbb{N}}-I_{L(M A X)} \times R_{D S}(M A X)\right) \times \frac{R 5}{R 4+R 5}
$$

IL(MAX) is the average inductor current at maximum load condition and minimum input voltage, and is given by:

$$
L_{(M A X)}=\frac{V_{O U T}}{\eta \times V_{\operatorname{IN}(\mathrm{MIN})}} \times \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}
$$

where $\eta$ is the efficiency of the main step-up regulator.
If the step-up regulator's minimum input voltage is 2.7 V , the output voltage is 9 V , and the maximum load current is $0.3 A$. Assuming 80\% efficiency, the maximum average inductor current is:

$$
\mathrm{L}(\mathrm{MAX})=\frac{9 \mathrm{~V}}{0.8 \times 2.7 \mathrm{~V}} \times 0.3 \mathrm{~A}=1.25 \mathrm{~A}
$$

$\operatorname{RDS}(M A X)$ is the maximum on-state drain-to-source resistance of P 1 . The maximum $\mathrm{RDS}(\mathrm{ON})$ at $+25^{\circ} \mathrm{C}$ can be found in the MOSFET manufacturer's data sheet, but that number does not include the MOSFET's temperature coefficient. Since the resistance temperature coefficient is $0.5 \% /{ }^{\circ} \mathrm{C}, \operatorname{RDS}(\mathrm{MAX})$ can be calculated with the following equation:

$$
\operatorname{RDS}(M A X)=R_{D S \_25 C} \times[1+0.005 \times(T J-25)]
$$

where $T_{J}$ is the actual MOSFET junction temperature in normal operation due to ambient temperature and selfheating caused by power dissipation. As an example, consider the Fairchild FDN304P, which has a maximum $\operatorname{RDS}(\mathrm{ON})$ at room temperature of $70 \mathrm{~m} \Omega$. If the junction temperature is $+100^{\circ} \mathrm{C}$, the maximum on-state resistance over temperature is:

$$
\operatorname{RDS}(\mathrm{MAX})=70 \mathrm{~m} \Omega[1+0.005 \times(100-25)]=100 \mathrm{~m} \Omega
$$

For given R2 and R3 values, the ideal ratio of R4/R5 can be determined:

$$
\frac{R 4}{R 5}=\frac{R 2+R 3}{R 3} \times \frac{V_{I N}-I_{\operatorname{PEAK}(\mathrm{MAX})} \times R_{D S}(\mathrm{MAX})}{V_{I N}}-1
$$

## Quintuple/Triple-Output TFT LCD Power Supplies with Fault Protection and VCOM Buffer

After including the effects of resistor tolerance, comparator offset, and input voltage variation, the minimum input overcurrent threshold equation is:

$$
\begin{gathered}
\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})} \times \frac{\mathrm{R} 3 \times(1+\varepsilon)}{\mathrm{R} 2 \times(1+\varepsilon)+R 3 \times(1+\varepsilon)}+ \\
5 \mathrm{mV}=\left(\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}-\mathrm{I}_{\left.\mathrm{L}(\mathrm{MAX}) \times R_{\mathrm{DS}(\mathrm{MAX})}\right) \times}^{\mathrm{R} 5 \times(1+\varepsilon)}\right. \\
\frac{R \times(1+\varepsilon)+R 5 \times(1+\varepsilon)}{R 4 \times(1)}
\end{gathered}
$$

where $\mathrm{VIN}(\mathrm{MIN})$ is the minimum expected value of the input voltage, $\varepsilon$ is the tolerance of the resistors, and 5 mV is the worst-case input offset voltage of the comparator. To simplify the equation, define a constant (k) as follows:

$$
k=\frac{1+\varepsilon}{1+\varepsilon}
$$

The minimum threshold equation becomes:

$$
\begin{aligned}
& V_{I N(M I N)} \times \frac{R 3}{k \times R 2+R 3}+5 m V=\left(V_{I N(M I N)}-\right. \\
& \left.L_{L(M A X)} \times R_{D S(M A X)}\right) \times \frac{k \times R 5}{R 4+k \times R 5}
\end{aligned}
$$

Solving for R4/R5 yields:

$$
\frac{R 4}{R 5}=k \times\left(\frac{V_{I N(M I N)}-I_{L(M A X)} \times R_{D S}(M A X)}{V_{I N(M I N)} \frac{R 3}{R 3+k \times R 2}+5 m V}-1\right)
$$

The R4/R5 ratio guarantees the required minimum level for IL(MAX). The typical overcurrent threshold is given by:

$$
I_{T H \_T Y P}=\frac{V_{I N(T Y P)}}{R_{D S(T Y P)}} \times\left[1-\frac{R 3 \times(R 4+R 5)}{R 5 \times(R 2+R 3)}\right]
$$

The following example shows how to apply the above equations in the design. If $1 \%$ resistors are used, then $\varepsilon=0.01$. To set VOCP to be around $75 \%$ of $\mathrm{V}_{\mathrm{IN}}$, select $R 2=51.1 \mathrm{k} \Omega$ and $\mathrm{R} 3=150 \mathrm{k} \Omega$. Assume that the minimum input voltage is 2.7 V and the typical input voltage is 3.3 V , the average inductor current at maximum load is 1.25 A , and the maximum $\operatorname{RDS}(\mathrm{ON})$ of P 1 is $100 \mathrm{~m} \Omega$ :

$$
k=\frac{1-0.01}{1+0.01}=0.9802
$$

$$
\begin{aligned}
\frac{\mathrm{R} 4}{\mathrm{R} 5} & =0.9802 \times\left(\frac{2.7 \mathrm{~V}-1.25 \mathrm{~A} \times 0.1 \Omega}{2.7 \mathrm{~V} \times \frac{150 \Omega}{150 \Omega+0.9802 \times 51.1 \mathrm{k} \Omega}+0.005 \mathrm{~V}}-1\right) \\
& =0.2637
\end{aligned}
$$

If R5 $=150 \mathrm{k} \Omega$, then $R 4=39.2 k \Omega$. The typical overcurrent threshold is:
$I_{\text {TH_TYP }}=\frac{3.3 \mathrm{~V}}{0.047 \Omega} \times\left[1-\frac{150 \Omega \times(39.2 \mathrm{k} \Omega+150 \Omega)}{150 \Omega \times(51.1 \mathrm{k} \Omega+150 \Omega)}\right]=4.15 \mathrm{~A}$

## Charge Pumps

Selecting the Number of Charge-Pump Stages
For highest efficiency, always choose the lowest number of charge-pump stages that meet the output requirement. The number of positive charge-pump stages is given by:

$$
\mathrm{NPOS}=\frac{\mathrm{V}_{\mathrm{G}_{-} \mathrm{ON}}+\mathrm{V}_{\mathrm{DROPOUT}}-\mathrm{V}_{\mathrm{MAIN}}}{\mathrm{~V}_{\mathrm{MAIN}}-2 \times \mathrm{V}_{\mathrm{D}}}
$$

where NpOS is the number of positive charge-pump stages, $\mathrm{VG}_{\mathrm{G}}$ ON is the positive linear-regulator (REG P) output, $V_{\text {MAIN }}$ is the main step-up regulator output, $V_{D}$ is the forward voltage drop of the charge-pump diode, and VDROPOUT is the dropout margin for the linear regulator. Use VDROPOUT $=2 \mathrm{~V}$.
The number of negative charge-pump stages is given by:

$$
N_{\text {NEG }}=\frac{-V_{G_{G} O F F}+V_{\text {DROPOUT }}}{V_{\text {MAIN }}-2 \times V_{D}}
$$

where NNEG $^{2}$ is the number of negative charge-pump stages, VG_OFF $^{\prime}$ is the negative linear-regulator (REG $N$ ) output, $\mathrm{V}_{\text {MAIN }}$ is the main step-up regulator output, $\mathrm{V}_{\mathrm{D}}$ is the forward-voltage drop of the charge-pump diode, and VDROPOUT is the dropout margin for the linear regulator. Use VDROPOUT $=2 \mathrm{~V}$.
The above equations are derived based on the assumption that the first stage of the positive charge pump is connected to VMAIN and the first stage of the negative charge pump is connected to ground. Sometimes fractional stages are more desirable for better efficiency. This can be done by connecting the first stage to VIN or another available supply. If the first charge-pump stage is powered from VIN, then the above equations become:

$$
\begin{aligned}
& \text { NPOS }=\frac{V_{G_{-} O N}+V_{\text {DROPOUT }}-V_{I N}}{V_{\text {MAIN }}-2 \times V_{D}} \\
& N_{\text {NEG }}=\frac{-V_{G_{-} \text {OFF }}+V_{\text {DROPOUT }}+V_{I N}}{V_{\text {MAIN }}-2 \times V_{D}}
\end{aligned}
$$


[^0]:    A: V $\overline{\text { SHDN }}, 5 \mathrm{~V} /$ div
    B: VGATE, $5 \mathrm{~V} / \mathrm{div}$
    C: VDRAIN, $5 \mathrm{~V} / \mathrm{div}$
    D: VMAIN, 5V/div

