

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











General Description

The MAX2023 low-noise, high-linearity, direct upconversion/downconversion quadrature modulator/demodulator is designed for single and multicarrier 1500MHz to 2500MHz DCS 1800/PCS 1900 EDGE, cdma2000®, WCDMA/LTE/TD-LTE, and PHS/PAS base-station applications. Direct conversion architectures are advantageous since they significantly reduce transmitter or receiver cost, part count, and power consumption as compared to traditional IF-based double-conversion systems.

In addition to offering excellent linearity and noise performance, the MAX2023 also yields a high level of component integration. This device includes two matched passive mixers for modulating or demodulating in-phase and quadrature signals, two LO mixer amplifier drivers, and an LO quadrature splitter. On-chip baluns are also integrated to allow for single-ended RF and LO connections. As an added feature, the baseband inputs have been matched to allow for direct interfacing to the transmit DAC, thereby eliminating the need for costly I/Q buffer amplifiers.

The MAX2023 operates from a single +5V supply. It is available in a compact 36-pin TQFN package (6mm x 6mm) with an exposed pad. Electrical performance is guaranteed over the extended -40°C to +85°C temperature range.

Applications

Single-Carrier DCS 1800/PCS 1900 EDGE Base Stations

Single and Multicarrier WCDMA/LTE/TD-LTE Base Stations

Single and Multicarrier cdmaOne™ and cdma2000 Base Stations

Predistortion Transmitters and Receivers

PHS/PAS Base Stations

Fixed Broadband Wireless Access

Military Systems

Microwave Links

Digital and Spread-Spectrum Communication Systems

Video-on-Demand (VOD) and DOCSIS Compliant Edge QAM Modulation

Cable Modem Termination Systems (CMTS)

Features

- ♦ 1500MHz to 2500MHz RF Frequency Range
- ♦ Scalable Power: External Current-Setting Resistors Provide Option for Operating Device in Reduced-Power/Reduced-Performance Mode
- ♦ 36-Pin, 6mm x 6mm TQFN Provides High Isolation in a Small Package

Modulator Operation:

- ♦ Meets GSM Spurious Emission of -75dBc at 600kHz Offset at P_{OUT} = +6dBm
- ♦ +23.5dBm Typical OIP3
- ♦ +61dBm Typical OIP2
- ♦ +16dBm Typical OP1dB
- ♦ -54dBm Typical LO Leakage
- ♦ 48dBc Typical Sideband Suppression
- ♦ -165dBc/Hz Output Noise Density
- ♦ Broadband Baseband Input of 450MHz Allows a Direct Launch DAC Interface, Eliminating the Need for Costly I/Q Buffer Amplifiers
- ♦ DC-Coupled Input Allows Ability for Offset Voltage Control

Demodulator Operation:

- ♦ +38dBm Typical IIP3
- ♦ +59dBm Typical IIP2
- ♦ +30dBm Typical IP1dB
- ♦ 9.5dB Typical Conversion Loss
- ♦ 9.6dB Typical NF
- ♦ 0.025dB Typical I/Q Gain Imbalance
- ♦ 0.56° I/Q Typical Phase Imbalance

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX2023ETX+	-40°C to +85°C	36 TQFN-EP* (6mm x 6mm)
MAX2023ETX+T	-40°C to +85°C	36 TQFN-EP* (6mm x 6mm)

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

cdma2000 is a registered certification mark and registered service mark of the Telecommunications Industry Association. cdmaOne is a trademark of CDMA Development Group.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

^{*}EP = Exposed pad.

T = Tape and reel.

ABSOLUTE MAXIMUM RATINGS

VCC_ to GND -0.3V to +5.5V BBI+, BBI-, BBQ+, BBQ- to GND -4V to (Vcc + 0.3V) LO, RF to GND Maximum Current 30mA RF Input Power +30dBm Baseband Differential I/Q Input Power +20dBm LO Input Power +10dBm RBIASLO1 Maximum Current 10mA	RBIASLO3 Maximum Current
RBIASLO2 Maximum Current	Soldering remperature (renow)+200 C
TIBIT (OLOZ IVIAXIITIAITI GATCII)	

- Note 1: Based on junction temperature $T_J = T_C + (\theta_{JC} \times V_{CC} \times I_{CC})$. This formula can be used when the temperature of the exposed pad is known while the device is soldered down to a PCB. See the *Applications Information* section for details. The junction temperature must not exceed +150°C.
- Note 2: T_C is the temperature on the exposed pad of the package. T_A is the ambient temperature of the device and PCB.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS

TOFN

Junction-to-Ambient	Junction-to-Case
Thermal Resistance (θJA) (Notes 3, 4)+34°C/W	Thermal Resistance (θ _{JC}) (Notes 1, 4)+8.5°C/W

- **Note 3:** Junction temperature $T_J = T_A + (\theta_{JA} \times V_{CC} \times I_{CC})$. This formula can be used when the ambient temperature of the PCB is known. The junction temperature must not exceed +150°C.
- **Note 4:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

DC ELECTRICAL CHARACTERISTICS

(MAX2023 Typical Application Circuit, $V_{CC} = 4.75V$ to 5.25V, GND = 0V, I/Q inputs terminated into 50Ω to GND, LO input terminated into 50Ω , RF output terminated into 50Ω , 0V common-mode input, R1 = 432Ω , R2 = 562Ω , R3 = 301Ω , $T_{C} = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $V_{CC} = 5V$, $T_{C} = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage		4.75	5.00	5.25	V
Supply Current	(Note 5)	255	295	345	mA

RECOMMENDED AC OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RF Frequency (Note 6)	f _{RF}		1500		2500	MHz
LO Frequency (Note 6)	fLO		1500		2500	MHz
IF Frequency (Note 6)	fIF				1000	MHz
LO Power Range	PLO		-3		+3	dBm

AC ELECTRICAL CHARACTERISTICS (Modulator)

(MAX2023 Typical Application Circuit, when operated as a modulator, $V_{CC}=4.75V$ to 5.25V, GND = 0V, I/Q differential inputs driven from a 100 Ω DC-coupled source, 0V common-mode input, 50Ω LO and RF system impedance, R1 = 432 Ω , R2 = 562 Ω , R3 = 301 Ω , $T_{C}=-40^{\circ}C$ to +85°C. Typical values are at $V_{CC}=5V$, $V_{BBI}=V_{BBQ}=2.66V_{P-P}$ differential, $f_{IQ}=1MHz$, $f_{LO}=1850MHz$, $P_{LO}=0dBm$, $T_{C}=+25^{\circ}C$, unless otherwise noted.)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS	
BASEBAND INPUT	1						
Baseband Input Differential Impedance	f _{I/Q} = 1MHz	$f_{I/Q} = 1MHz$		55		Ω	
BB Common-Mode Input Voltage Range	V _{BBI} = V _{BBQ} = 1V _{P-P}	differential		±3.5		V	
Baseband 0.5dB Bandwidth				450		MHz	
LO INPUT							
LO Input Return Loss				15		dB	
RF OUTPUT							
	Pout = 0dBm,	f _{LO} = 1750MHz		24.2			
Output IP3	$f_{BB1} = 1.8MHz,$	$f_{LO} = 1850MHz$		23.5		dBm	
	$f_{BB2} = 1.9MHz$	f _{LO} = 1950MHz		22			
Output IP2	Pout = 0dBm, f _{BB1} = f _{LO} = 1850MHz	$1.8MHz, f_{BB2} = 1.9MHz,$		61		dBm	
		$f_{LO} = 1750MHz$		15.9			
Output P _{1dB}	CW tone	f _{LO} = 1850MHz		14.3		dBm	
		f _{LO} = 1950MHz		12.5			
Output Power	(Note 7)	,		5.6		dBm	
Output Power Variation Over Temperature	P _{OUT} = +5.6dBm, f _{I/C} +85°C	$_{\rm Q}$ = 100kHz, T _C = -40°C to		0.25		dB	
Output-Power Flatness	f _{LO} = 1850MHz, P _{RF} ±50MHz range	flatness for f _{LO} swept over		0.2		dB	
RF Return Loss	f _{LO} = 1850MHz			17		dB	
		f _{LO} = 1750MHz		51			
Single Sideband Rejection	No external calibration	f _{LO} = 1850MHz		48		dBc	
	Cambration	f _{LO} = 1950MHz		48			
		200kHz offset		-37.2			
Churiana Eminaiana	POUT = +6dBm, fLO	400kHz offset		-71.4		dBc/	
Spurious Emissions	= 1850MHz, EDGE input	600kHz offset		-84.7		30kHz	
	mpat	1.2MHz offset		-85			
Error Voctor Magnitude	FDCF input	RMS		0.67		%	
Error Vector Magnitude	EDGE input Peak			1.5		70	
Output Noise Density	(Note 8)			-174		dBm/Hz	
Output Noise Floor	Pout = 0dBm (Note 9	9)		-165		dBm/Hz	
	Unnulled, baseband	f _{LO} = 1750MHz		-59			
LO Leakage	inputs terminated in	f _{LO} = 1850MHz		-54		dBm	
	50Ω	$f_{LO} = 1950MHz$		-48			

AC ELECTRICAL CHARACTERISTICS (Demodulator, LO = 1850MHz)

(MAX2023 Typical Application Circuit when operated as a demodulator, $V_{CC}=4.75V$ to 5.25V, GND = 0V, V_{DC} for BBI+, BBI-, BBQ+, BBQ- = 0V, 50Ω LO and RF system impedance, R1 = 432Ω , R2 = 562Ω , R3 = 301Ω , $T_{C}=-40^{\circ}C$ to +85°C. Typical values are at $V_{CC}=5V$, $P_{RF}=0$ dBm, $f_{BB}=1$ MHz, $P_{LO}=0$ dBm, $f_{LO}=1850$ MHz, $T_{C}=+25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS			
RF INPUT	F INPUT							
Conversion Loss	$f_{BB} = 25MHz$		9.5		dB			
Noise Figure			9.6		dB			
Noise Figure Underblocking Conditions	fBLOCKER = 1950MHz, PBLOCKER = +11dBm, fRF = 1850MHz (Note 10)		20.3		dB			
Input Third-Order Intercept Point	$f_{RF1} = 1875 MHz$, $f_{RF2} = 1876 MHz$, $f_{LO} = 1850 MHz$, $P_{RF} = P_{LO} = 0 dBm$, $f_{IM3} = 24 MHz$		38		dBm			
Input Second-Order Intercept Point	$f_{RF1} = 1875 MHz$, $f_{RF2} = 1876 MHz$, $f_{LO} = 1850 MHz$, $P_{RF} = P_{LO} = 0 dBm$, $f_{IM2} = 51 MHz$		59		dBm			
Input 1dB Compression Point	f _{BB} = 25MHz		29.7		dBm			
I/Q Gain Mismatch	f _{BB} = 1MHz		0.025		dB			
I/Q Phase Mismatch	f _{BB} = 1MHz		0.56		Degrees			

AC ELECTRICAL CHARACTERISTICS (Demodulator, LO = 2350MHz)

(MAX2023 Typical Application Circuit when operated as a demodulator. I/Q outputs are recombined using network shown in Figure 5. Losses of combining network not included in measurements. RF and LO ports are driven from 50Ω sources. Typical values are for $T_C = +25^{\circ}C$, $V_{CC} = 5V$, I/Q DC returns = 160Ω resistors to GND, $P_{RF} = 0$ dBm, $P_{LO} = 0$ dBm, $f_{RF} = 2140$ MHz, $f_{LO} = 2350$ MHz, $f_{IF} = 210$ MHz, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP MAX	UNITS
Conversion Loss	LC		10.9	dB
Noise Figure	NF _{SSB}		11	dB
Input Third-Order Intercept Point	IIP3	$f_{RF1} = 2135 MHz,$ $f_{RF2} = 2140 MHz,$ $P_{RF1} = P_{RF2} = 0 dBm,$ $f_{IF1} = 215 MHz,$ $f_{IF2} = 210 MHz$	31.5	dBm
Input Second-Order Intercept Point	IIP2	f _{RF1} = 2135MHz, f _{RF2} = 2140MHz, P _{RF1} = P _{RF2} = 0dBm, f _{IF1} = 215MHz, f _{IF2} = 210MHz, f _{IM2nd} = 425MHz	65	dBm
LO Leakage at RF Port			-50	dBm
LO Leakage at I/Q Ports			-38	dBm
Gain Compression		P _{RF} = 21dBm	0.17	dB
I/Q Gain Mismatch			0.025	dB
I/Q Phase Mismatch			0.6	Degrees
RF Port Return Loss		C9 = 2pF	13	dB

AC ELECTRICAL CHARACTERISTICS (Demodulator, LO = 2350MHz) (continued)


(MAX2023 Typical Application Circuit when operated as a demodulator. I/Q outputs are recombined using network shown in Figure 5. Losses of combining network not included in measurements. RF and LO ports are driven from 50Ω sources. Typical values are for $T_C = +25^{\circ}C$, $V_{CC} = 5V$, I/Q DC returns = 160Ω resistors to GND, $P_{RF} = 0dBm$, $P_{LO} = 0dBm$, $f_{RF} = 2140MHz$, $f_{LO} = 2350MHz$, $f_{IF} = 210MHz$, unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS		MIN TYP	MAX	UNITS	
RF Port Impedance (R+jX)		RF = 2140MHz,	Real	74.7		Ω	
(At RF Pin)		C9 = short	Imag	+j46.3		52	
LO Port Return Loss		C3 = 3pF		23		dB	
LO Port Impedance (R+jX)		LO = 2350MHz,	Real	38.0		Ω	
(At LO Pin)		C3 = short	Imag	+j20.7		7 22	
IF Port Differential Return Loss				27		dB	
IF Port Differential Impedance		IF = 210MHz,	Real	53.2		Ω	
(At IF Pins) (R+jX)		LO = 2350MHz	Imag	-j2.8		22	
Minimum Demodulation 3dB Bandwidth				> 1000		MHz	
Minimum 1dB Gain Flatness				> 800		MHz	


- Note 5: Guaranteed by production test.
- **Note 6:** Recommended functional range. Not production tested. Operation outside this range is possible, but with degraded performance of some parameters.
- **Note 7:** $V_{I/O} = 2.66V_{P-P}$ differential CW input.
- Note 8: No baseband drive input. Measured with the baseband inputs terminated in 50Ω . At low output power levels, the output noise density is equal to the thermal noise floor. See Output Noise Density vs. Output Power plots in *Typical Operating Characteristics*.
- **Note 9:** The output noise vs. P_{OUT} curve has the slope of LO noise (Ln dBc/Hz) due to reciprocal mixing. Measured at 10MHz offset from carrier.
- Note 10: The LO noise (L = 10^(Ln/10)), determined from the modulator measurements can be used to deduce the noise figure under-blocking at operating temperature (Tp in Kelvin), f_{BLOCK} = 1 + (L_{CN} 1) Tp / T_O + LP_{BLOCK} / (1000kT_O), where T_O = 290K, P_{BLOCK} in mW, k is Boltzmann's constant = 1.381 x 10⁽⁻²³⁾ J/K, and L_{CN} = 10^(L_C/10), L_C is the conversion loss. Noise figure underblocking in dB is NF_{BLOCK} = 10 x log (f_{BLOCK}). Refer to *Application Note 3632*.


Typical Operating Characteristics


(MAX2023 Typical Application Circuit, $V_{CC} = 4.75V$ to 5.25V, GND = 0V, I/Q differential inputs driven from a 100Ω DC-coupled source (modulator), V_{BBI} = V_{BBQ} = 2.6V_{P-P} differential (modulator), P_{BF} = +6dBm (demodulator), I/Q differential output drives 50Ω differential load (demodulator), 0V common-mode input/output, $P_{LO} = 0$ dBm, 1500MHz \leq $f_{LO} \leq$ 2300MHz, 50 Ω LO and RF system impedance, R1 = 432 Ω , $R2 = 562\Omega$, $R3 = 301\Omega$, $T_C = -40^{\circ}$ C to $+85^{\circ}$ C. Typical values are at $V_{CC} = 5V$, $f_{LO} = 1850$ MHz, $T_{C} = +25^{\circ}$ C, unless otherwise noted.)
















Typical Operating Characteristics (continued)

(MAX2023 Typical Application Circuit, $V_{CC} = 4.75V$ to 5.25V, GND = 0V, I/Q differential inputs driven from a 100Ω DC-coupled source (modulator), $V_{BBI} = V_{BBQ} = 2.6V_{P-P}$ differential (modulator), $P_{RF} = +6dBm$ (demodulator), I/Q differential output drives 50Ω differential load (demodulator), 0V common-mode input/output, $P_{LO} = 0dBm$, 1500MHz $\leq f_{LO} \leq 2300$ MHz, 50Ω LO and RF system impedance, R1 = 432Ω , R2 = 562Ω , R3 = 301Ω , $T_{C} = -40^{\circ}$ C to $+85^{\circ}$ C. Typical values are at $V_{CC} = 5V$, $f_{LO} = 1850$ MHz, $T_{C} = +25^{\circ}$ C, unless otherwise noted.)




Typical Operating Characteristics (continued)


(MAX2023 *Typical Application Circuit*, $V_{CC} = 4.75V$ to 5.25V, GND = 0V, I/Q differential inputs driven from a 100Ω DC-coupled source (modulator), $V_{BBI} = V_{BBQ} = 2.6V_{P-P}$ differential (modulator), $P_{RF} = +6dBm$ (demodulator), I/Q differential output drives 50Ω differential load (demodulator), 0V common-mode input/output, $P_{LO} = 0dBm$, $1500MHz \le f_{LO} \le 2300MHz$, 50Ω LO and RF system impedance, R1 = 432Ω , R2 = 562Ω , R3 = 301Ω , $T_{C} = -40^{\circ}$ C to $+85^{\circ}$ C. Typical values are at $V_{CC} = 5V$, $f_{LO} = 1850MHz$, $T_{C} = +25^{\circ}$ C, unless otherwise noted.)





Typical Operating Characteristics (continued)


(MAX2023 Typical Application Circuit, $V_{CC} = 4.75V$ to 5.25V, GND = 0V, I/Q differential inputs driven from a 100Ω DC-coupled source (modulator), $V_{BBI} = V_{BBQ} = 2.6V_{P-P}$ differential (modulator), $P_{RF} = +6dBm$ (demodulator), I/Q differential output drives 50Ω differential load (demodulator), 0V common-mode input/output, $P_{LO} = 0dBm$, $1500MHz \le f_{LO} \le 2300MHz$, 50Ω LO and RF system impedance, R1 = 432Ω , R2 = 562Ω , R3 = 301Ω , $T_{C} = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $V_{CC} = 5V$, $f_{LO} = 1850MHz$, $T_{C} = +25^{\circ}C$, unless otherwise noted.)











Pin Description

	T	-
PIN	NAME	FUNCTION
1, 5, 9–12, 14, 16–19, 22, 24, 27–30, 32, 34, 35, 36	GND	Ground
2	RBIASLO3	3rd LO Amplifier Bias. Connect a 301Ω resistor to ground.
3	VCCLOA	LO Input Buffer Amplifier Supply Voltage. Bypass to GND with 22pF and 0.1µF capacitors as close as possible to the pin.
4	LO	Local Oscillator Input. 50Ω input impedance. Requires a DC-blocking capacitor.
6	RBIASLO1	1st LO Input Buffer Amplifier Bias. Connect a 432Ω resistor to ground.
7	N.C.	No Connection. Leave unconnected.
8	RBIASLO2	2nd LO Amplifier Bias. Connect a 562Ω resistor to ground.
13	VCCLOI1	I-Channel 1st LO Amplifier Supply Voltage. Bypass to GND with 22pF and 0.1μF capacitors as close as possible to the pin.
15	VCCLOI2	I-Channel 2nd LO Amplifier Supply Voltage. Bypass to GND with 22pF and 0.1µF capacitors as close as possible to the pin.
20	BBI+	Baseband In-Phase Noninverting Port
21	BBI-	Baseband In-Phase Inverting Port
23	RF	RF Port. This port is matched to 50Ω . Requires a DC-blocking capacitor.
25	BBQ-	Baseband Quadrature Inverting Port
26	BBQ+	Baseband Quadrature Noninverting Port
31	VCCLOQ2	Q-Channel 2nd LO Amplifier Supply Voltage. Bypass to GND with 22pF and 0.1µF capacitors as close as possible to the pin.
33	VCCLOQ1	Q-Channel 1st LO Amplifier Supply Voltage. Bypass to GND with 22pF and 0.1µF capacitors as close as possible to the pin.
EP	GND	Exposed Ground Pad. The exposed pad MUST be soldered to the ground plane using multiple vias.

Detailed Description

The MAX2023 is designed for upconverting differential in-phase (I) and quadrature (Q) inputs from baseband to a 1500MHz to 2500MHz RF frequency range. The device can also be used as a demodulator, downconverting an RF input signal directly to baseband. Applications include single and multicarrier 1500MHz to 2500MHz DCS/PCS EDGE, WCDMA/LTE/TD-LTE, cdma2000, and PHS/PAS base stations. Direct conversion architectures are advantageous since they significantly reduce transmitter or receiver cost, part count, and power consumption as compared to traditional IF-based double-conversion systems.

The MAX2023 integrates internal baluns, an LO buffer, a phase splitter, two LO driver amplifiers, two matched double-balanced passive mixers, and a wideband quadrature combiner. The MAX2023's high-linearity mixers, in conjunction with the part's precise in-phase and quadrature channel matching, enable the device to possess excellent dynamic range, ACLR, 1dB compression point, and LO and sideband suppression characteristics. These features make the MAX2023 ideal for single-carrier GSM and multicarrier WCDMA/LTE/TD-LTE operation.

LO Input Balun, LO Buffer, and Phase Splitter

The MAX2023 requires a single-ended LO input, with a nominal power of 0dBm. An internal low-loss balun at the LO input converts the single-ended LO signal to a differential signal at the LO buffer input. In addition, the internal balun matches the buffer's input impedance to 50Ω over the entire band of operation.

The output of the LO buffer goes through a phase splitter, which generates a second LO signal that is shifted by 90° with respect to the original. The 0° and 90° LO signals drive the I and Q mixers, respectively.

LO Driver

Following the phase splitter, the 0° and 90° LO signals are each amplified by a two-stage amplifier to drive the I and Q mixers. The amplifier boosts the level of the LO signals to compensate for any changes in LO drive levels. The two-stage LO amplifier allows a wide input power range for the LO drive. The MAX2023 can tolerate LO level swings from -3dBm to +3dBm.

I/Q Modulator

The MAX2023 modulator is composed of a pair of matched double-balanced passive mixers and a balun. The I and Q differential baseband inputs accept signals from DC to 450MHz with differential amplitudes up to 4VP-P. The wide input bandwidths allow operation of the MAX2023 as either a direct RF modulator or as an image-reject mixer. The wide common-mode compliance range allows for direct interface with the baseband DACs. No active buffer circuitry is required between the baseband DACs and the MAX2023 for wideband applications.

The I and Q signals directly modulate the 0° and 90° LO signals and are upconverted to the RF frequency. The outputs of the I and Q mixers are combined through a balun to produce a singled-ended RF output.

Applications Information

LO Input Drive

The LO input of the MAX2023 is internally matched to 50Ω , and requires a single-ended drive at a 1500MHz to 2500MHz frequency range. An integrated balun converts the singled-ended input signal to a differential signal at the LO buffer differential input. An external DC-blocking capacitor is the only external part required at this interface. The LO input power should be within the -3dBm to +3dBm range. An LO input power of 0dBm is recommended for best overall peformance.

Modulator Baseband I/Q Input Drive

Drive the MAX2023 I and Q baseband inputs differentially for best performance. The baseband inputs have a 50Ω differential input impedance. The optimum source impedance for the I and Q inputs is 100Ω differential. This source impedance achieves the optimal signal transfer to the I and Q inputs, and the optimum output RF impedance match. The MAX2023 can accept input power levels of up to +20dBm on the I and Q inputs. Operation with complex waveforms, such as CDMA carriers or GSM signals, utilize input power levels that are far lower. This lower power operation is made necessary by the high peak-to-average ratios of these complex waveforms. The peak signals must be kept below the compression level of the MAX2023.

The four baseband ports need some form of DC return to establish a common mode that the on-chip circuitry drives. This can be achieved by directly DC-coupling to the baseband ports (staying within the ±3.5V common-mode range), through an inductor to ground, or through a low-value resistor to ground.

WCDMA/LTE/TD-LTE Transmitter Applications

The MAX2023 is designed to interface directly with Maxim high-speed DACs. This generates an ideal total transmitter lineup, with minimal ancillary circuit elements required for widespread applications. Such DACs include the MAX5875 series of dual DACs, and the MAX5895 dual interpolating DAC. These DACs have ground-referenced differential current outputs. Typical termination of each DAC output into a 50Ω load resistor to ground, and a 10mA nominal DC output current results in a 0.5V common-mode DC level into the modulator I/Q inputs. The nominal signal level provided by the DACs will be in the -12dBm range for a single CDMA or WCDMA carrier, reducing to -18dBm per carrier for a four-carrier application.

The I/Q input bandwidth is greater than 450MHz at -0.5dB response. The direct connection of the DAC to the MAX2023 ensures the maximum signal fidelity, with no performance-limiting baseband amplifiers required. The DAC output can be passed through a lowpass filter to remove the image frequencies from the DAC's output response. The MAX5895 dual interpolating DAC can be operated at interpolation rates up to x8. This has the benefit of moving the DAC image frequencies to a very high, remote frequency, easing the design of the baseband filters. The DAC's output noise floor and interpolation filter




Figure 1. MAX5895 DAC Interfaced with MAX2023 for cdma2000 and WCDMA Base Stations




Figure 2. Complete Transmitter Lineup for GSM/EDGE DCS/PCS-Band Base Stations

stopband attenuation are sufficiently good to ensure that the 3GPP noise floor requirement is met for large frequency offsets, 60MHz for example, with no filtering required on the RF output of the modulator.

Figure 1 illustrates the ease and efficiency of interfacing the MAX2023 with a Maxim DAC, in this case the MAX5895 dual 16-bit interpolating-modulating DAC.

The MAX5895 DAC has programmable gain and differential offset controls built in. These can be used to optimize the LO leakage and sideband suppression of the MAX2023 quadrature modulator.

GSM Transmitter Applications

The MAX2023 is an ideal modulator for a zero-IF (ZIF), single-carrier GSM transmitter. The device's wide dynamic range enables a very efficient overall transmitter architecture. Figure 2 illustrates the exceptionally simple complete lineup for a high-performance GSM/EDGE transmitter.

The single-carrier GSM transmit lineup generates baseband I and Q signals from a simple 12-bit dual DAC such as the MAX5873. The DAC clock rate can be a multiple of the GSM system clock rate of 13MHz. The ground-referenced outputs of the dual DAC are filtered by simple discrete element lowpass filters to attenuate both the DAC images and the noise floor. The I and Q baseband signals are then level shifted and amplified by a MAX4395 quad operational amplifier, configured as a differential input/output amplifier. This amplifier can deliver a baseband power level of greater than

+15dBm to the MAX2023, enabling very high RF output power levels. The MAX2023 will deliver up to +5dBm for GSM vectors with full conformance to the required system specifications with large margins. The exceptionally low phase noise of the MAX2023 allows the circuit to meet the GSM system level noise requirements with no additional RF filters required, greatly simplifying the overall lineup.

The output of the MAX2023 drives a MAX2059 RF VGA, which can deliver up to +15dBm of GSM carrier power and includes a very flexible digitally controlled attenuator with over 56dB of adjustment range. This accommodates the full static and dynamic power-control requirements, with extra range for lineup gain compensation.

RF Output

The MAX2023 utilizes an internal passive mixer architecture that enables the device to possess an exceptionally low-output noise floor. With such architectures, the total output noise is typically a power summation of the theoretical thermal noise (kTB) and the noise contribution from the on-chip LO buffer circuitry. As demonstrated in the *Typical Operating Characteristics*, the MAX2023's output noise approaches the thermal limit of -174dBm/Hz for lower output power levels. As the output power increases, the noise level tracks the noise contribution from the LO buffer circuitry, which is approximately -165dBc/Hz.

The I/Q input power levels and the insertion loss of the device determine the RF output power level. The input power is a function of the delivered input I and Q voltages to the internal 50Ω termination. For simple sinusoidal baseband signals, a level of 89mVp-p differential on the I and the Q inputs results in a -17dBm input power level delivered to the I and Q internal 50Ω terminations. This results in an RF output power of -26.6dBm.




Figure 3. Diplexer Network Recommended for DCS 1800/ PCS 1900 EDGE Transmitter Applications

External Diplexer

LO leakage at the RF port can be nulled to a level less than -80dBm by introducing DC offsets at the I and Q ports. However, this null at the RF port can be compromised by an improperly terminated I/Q IF interface. Care must be taken to match the I/Q ports to the driving DAC circuitry. Without matching, the LO's second-order (2fLO) term may leak back into the modulator's I/Q input port where it can mix with the internal LO signal to produce additional LO leakage at the RF output. This leakage effectively counteracts against the LO nulling. In addition, the LO signal reflected at the I/Q IF port produces a residual DC term that can disturb the nulling condition.

As demonstrated in Figure 3, providing an RC termination on each of the I+, I-, Q+, Q- ports reduces the amount of LO leakage present at the RF port under varying temperature, LO frequency, and baseband termination conditions. See the *Typical Operating Characteristics* for details. Note that the resistor value is chosen to be 50Ω with a corner frequency 1 / (2 π RC) selected to adequately filter the flo and 2flo leakage, yet not affecting the flatness of the baseband response at the highest baseband frequency. The common-mode flo and 2flo signals at I+/I- and Q+/Q- effectively see the RC networks and thus become terminated in 25 Ω (R/2). The RC network provides a path for absorbing the 2flo and flo leakage, while the inductor provides high impedance at flo and 2flo to help the diplexing process.

RF Demodulator

The MAX2023 can also be used as an RF demodulator (see Figure 4), downconverting an RF input signal directly to baseband. The single-ended RF input accepts signals from 1500MHz to 2500MHz with power levels up to +30dBm. The passive mixer architecture produces a conversion loss of typically 9.5dB. The




Figure 4. MAX2023 Demodulator Configuration

downconverter is optimized for high linearity and excellent noise performance, typically with a +38dBm IIP3, an input P1dB of +29.7dBm, and a 9.6dB noise figure.

A wide I/Q port bandwidth allows the port to be used as an image-reject mixer for downconversion to a quadrature IF frequency.

The RF and LO inputs are internally matched to 50Ω . Thus, no matching components are required, and only DC-blocking capacitors are needed for interfacing.

Demodulator Output Port Considerations

Much like in the modulator case, the four baseband ports require some form of DC return to establish a common mode that the on-chip circuitry drives. This can be achieved by directly DC-coupling to the baseband ports (staying within the ±3.5V common-mode range), through an inductor to ground, or through a

low-value resistor to ground. Figure 6 shows a typical network that would be used to connect to each baseband port for demodulator operation. This network provides a common-mode DC return, implements a high-frequency diplexer to terminate unwanted RF terms, and also provides an impedance transformation to a possible higher impedance baseband amplifier.

The network C_a , R_a , L_a , and C_b form a highpass/lowpass network to terminate the high frequencies into a load while passing the desired lower IF frequencies. Elements L_a , C_b , L_b , C_c , L_c , and C_d provide a possible impedance transformer. Depending on the impedance being transformed and the desired bandwidth, a fewer number of elements could be used. It is suggested that L_a and C_b always be used since they are part of the high-frequency diplexer. If power matching is not a concern, then this would reduce the elements to just the diplexer.




Figure 5. Demodulator Combining Diagram




Figure 6. Baseband Port Typical Filtering and DC Return Network

Resistor R_b provides a DC return to set the common-mode voltage. In this case, due to the on-chip circuitry, the voltage would be approximately 0V DC. It can also be used to reduce the load impedance of the next stage. Inductor L_d can provide a bit of high-frequency gain peaking for wideband IF systems. Capacitor C_e is a DC block.

Typical values for C_a , R_a , L_a , and C_b would be 1.5pF, 50Ω , 11nH, and 4.7pF, respectively. These values can change depending on the LO, RF, and IF frequencies used. Resistor R_b is in the 50Ω to 200Ω range.

The circuitry presented in Figure 6 does not allow for LO Leakage at RF port nulling. Depending on the LO at RF leakage requirement, a trim voltage might need to be introduced on the baseband ports to null the LO leakage.

Power Scaling with Changes to the Bias Resistors

Bias currents for the LO buffers are optimized by fine tuning resistors R1, R2, and R3. Maxim recommends using $\pm 1\%$ -tolerance resistors; however, standard $\pm 5\%$ values can be used if the $\pm 1\%$ components are not readily available. The resistor values shown in the *Typical Application Circuit* were chosen to provide peak performance for the entire 1500MHz to 2300MHz band. If desired, the current can be backed off from this nominal value by choosing different values for R1, R2, and R3. Contact the factory for additional details.

Layout Considerations

A properly designed PCB is an essential part of any RF/microwave circuit. Keep RF signal lines as short as possible to reduce losses, radiation, and inductance. For the best performance, route the ground pin traces directly to the exposed pad under the package. The PCB exposed pad **MUST** be connected to the ground

plane of the PCB. It is suggested that multiple vias be used to connect this pad to the lower level ground planes. This method provides a good RF/thermal conduction path for the device. Solder the exposed pad on the bottom of the device package to the PCB. The MAX2023 evaluation kit can be used as a reference for board layout. Gerber files are available upon request at www.maxim-ic.com.

Power-Supply Bypassing

Proper voltage-supply bypassing is essential for high-frequency circuit stability. Bypass all VCC_ pins with 22pF and $0.1\mu F$ capacitors placed as close to the pins as possible, with the smallest capacitor placed closest to the device.


To achieve optimum performance, use good voltage-supply layout techniques. The MAX2023 has several RF processing stages that use the various VCC_pins, and while they have on-chip decoupling, off-chip interaction between them may degrade gain, linearity, carrier suppression, and output power-control range. Excessive coupling between stages may degrade stability.

Exposed Pad RF/Thermal Considerations

The EP of the MAX2023's 36-pin TQFN-EP package provides a low thermal-resistance path to the die. It is important that the PCB on which the IC is mounted be designed to conduct heat from this contact. In addition, the EP provides a low-inductance RF ground path for the device.

The exposed pad (EP) **MUST** be soldered to a ground plane on the PCB either directly or through an array of plated via holes. An array of 9 vias, in a 3×3 array, is suggested. Soldering the pad to ground is critical for efficient heat transfer. Use a solid ground plane wherever possible.

Pin Configuration/Functional Diagram



Chip Information

PROCESS: SiGe BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
TQFN	T3666+2	<u>21-0141</u>	

Typical Application Circuit




Table 1. Typical Application Circuit Component Values

DESIGNATION	QTY	DESCRIPTION	COMPONENT SUPPLIER
C1, C6, C7, C10, C13	7, C10, C13 5 22pF ±5%, 50V C0G ceramic capacitors (0402)		Murata
C2, C5, C8, C11, C12	5	0.1µF ±10%, 16V X7R ceramic capacitors (0603)	Murata
C2	8pF ±0.25pF, 50V C0G ceramic capacitor (0402) LO = 1850MHz		· Murata
C3 1		3pF ±0.1pF, 50V C0G ceramic capacitor (0402) LO = 2350MHz	iviurata
С9	1	2pF ±0.1pF, 50V C0G ceramic capacitor (0402) This value could change for higher RF bands	Murata
L _S 0		Ls used for tuning the RF match at higher frequency (0402). Not used for standard kit RF band	
R1	1	432Ω ±1% resistor	Panasonic Corp.
R2	1	562Ω ±1% resistor	Panasonic Corp.
R3	R3 1 301Ω ±1% resistor		Panasonic Corp.
U1	U1 1 MAX2023ETX+ 36-pin TQFN-EP (6mm x 6mm)		Maxim

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/06	Initial release	_
1	5/12	Updated General Description section and Applications section to reflect to FR frequency range. Updated Ordering Information, DC Electrical Characteristics global information, AC Electrical Characteristics Table, Typical Operating Characteristics globals, Detailed Description section, WCDMA Transmitter Applications section, Figures 1 and 3, RF Demodulator section, Pin Configuration section, and Table 1	1–3, 8, 9, 11, 13

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical. Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.