

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Features



Ultrasound Variable-Gain Amplifier

General Description

The MAX2037 8-channel variable-gain amplifier (VGA) is designed for high linearity, high dynamic range, and low-noise performance targeting ultrasound imaging and Doppler applications. Each amplifier features differential inputs and outputs and a total gain range of typically 42dB. In addition, the VGAs offer very low output-referred noise performance suitable for interfacing with 12-bit ADCs.

The MAX2037 VGA is optimized for less than ±0.25dB absolute gain error to ensure minimal channel-to-channel ultrasound beamforming focus error. The device's differential outputs are designed to directly drive ultrasound ADCs through an external passive anti-aliasing filter. A switchable clamp is also provided at each amplifier's outputs to limit the output signals, thereby preventing ADC overdrive or saturation.

Dynamic performance of the device is optimized to reduce distortion to support second-harmonic imaging. The device achieves a second-harmonic distortion specification of -70dBc at VOUT = 1.5VP-P and fin = 5MHz, and an ultrasound-specific* two-tone third-order intermodulation distortion specification of -52dBc at $V_{OUT} = 1.5V_{P-P}$ and $f_{IN} = 5MHz$.

The MAX2037 operates from a +5.0V power supply, consuming only 120mW/channel. The device is available in a 100-pin TQFP package with an exposed pad. Electrical performance is guaranteed over a 0°C to +70°C temperature range.

Applications

Ultrasound Imaging

Sonar

♦ 8-Channel Configuration

- ♦ High Integration for Ultrasound Imaging **Applications**
- ♦ Pin Compatible with the MAX2038 Ultrasound **VGA Plus CW Doppler Beamformer**
- ♦ Maximum Gain, Gain Range, and Output-Referred Noise Optimized for Interfacing with 12-Bit ADCs

Maximum Gain of 29.5dB


Total Gain Range of 42dB

22nV/√Hz Ultra-Low Output-Referred Noise at

Pin-for-Pin 10-Bit Compatibility Supported By MAX2035/MAX2036

- ♦ ±0.25dB Absolute Gain Error
- ♦ Switchable Output VGA Clamp Eliminating ADC Overdrive
- **♦ Fully Differential VGA Outputs for Direct ADC**
- ♦ Variable Gain Range Achieves 42dB Dynamic Range
- ♦ -70dBc HD2 at Vout = 1.5Vp-p and fin = 5MHz
- ◆ Two-Tone Ultrasound-Specific* IMD3 of -52dBc at $V_{OUT} = 1.5V_{P-P}$ and $f_{IN} = 5MHz$
- **♦ 120mW Consumption Per Channel**

Functional Diagram



Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX2037CCQ+D	0°C to +70°C	100 TQFP-EP†
MAX2037CCQ+TD	0°C to +70°C	100 TQFP-EP†

†EP = Exposed pad.

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

D = Dry packing.

^{*}See the Ultrasound-Specific IMD3 Specification in the Applications Information section.

ABSOLUTE MAXIMUM RATINGS

VCC, VREF to GND0.3V to +5.5V Any Other Pins to GND0.3V to (VCC + 0.3V) VGA Differential Input Voltage (VGIN_+ - VGIN)8.0VP-P Analog Gain-Control Input Differential Voltage (VG_CTL+ - VG_CTL-)8.0VP-P Continuous Power Dissipation (TA = +70°C) 100-Pin TQFP	Operating Temperature Range 0°C to +70°C Junction Temperature +150°C θ _{JC} (Note 1) +2°C/W θ _{JA} (Note 1) +22°C/W Storage Temperature Range -40°C to +150°C Lead Temperature (soldering, 10s) +300°C
(derated 45.5mW/°C above +70°C)3636.4mW	

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(Figure 2, $V_{CC} = V_{REF} = 4.75V$ to 5.25V, $V_{CM} = (3/5)V_{REF}$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{GND} = 0$, PD = 0, no RF signals applied, capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF, $R_L = 1k\Omega$. Typical values are at $V_{CC} = V_{REF} = 5V$, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDTION	S	MIN	TYP	MAX	UNITS
Supply Voltage Range	Vcc			4.75	5	5.25	V
V _{CC} External Reference Voltage Range	V _{REF}	(Note 3)		4.75	5	5.25	V
Total Power Supply Current		Refers to V _{CC} supply	PD = 0		204	231	mA
Total Power Supply Current		current plus V _{REF} current	PD = 1		27	33	IIIA
V _{CC} Supply Current	Ivcc				192	216	mA
V _{REF} Current	I _{REF}				12	15	mA
Current Consumption per Amplifier Channel		Refers to V _{CC} supply currer	nt		24	27	mA
Differential Analog Control		Minimum gain			+2		\/
Voltage Range		Maximum gain			-2		V _{P-P}
Differential Analog Control Common-Mode Voltage	VcM			2.85	3.0	3.15	V
Analog Control Input Source/Sink Current					4.5	5	mA
LOGIC INPUTS				•			
CMOS Input High Voltage	VIH			2.0			V
CMOS Input Low Voltage	VIL					0.8	V

AC ELECTRICAL CHARACTERISTICS

(Figure 2, $V_{CC} = V_{REF} = 4.75V$ to 5.25V, $V_{CM} = (3/5)V_{REF}$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{GND} = 0$, PD = 0, $V_{GC} = 0$, $V_{GC} = 0$,

PARAMETER	SYMBOL	cc	ONDITIONS	MIN	TYP	MAX	UNITS
Full-Scale Bandwidth	f-1.3dB	V _{OUT} = 1.5V _{P-P} , 3dB bandwidth, gain = 10dB	Differential output capacitance is 10pF, capacitance to GND at each single-ended output is 60pF, $R_L = 1k\Omega$		18		MHz
			No capacitive load $R_L = 1k\Omega$		29		
Small Signal Bandwidth	f-1.3dB	$V_{OUT} = 1.5 \text{mV}_{P-P},$ gain = 10dB	3dB bandwidth,		30		MHz
Differential Input Resistance	R _{IN}			170	200	230	Ω
Input Effective Capacitance	CIN	f _{RF} = 10MHz, each	h input to ground		15		рF
Differential Output Resistance	Rout				100		Ω
Maximum Gain					+29.5		dB
Minimum Gain					-12.5		dB
Gain Range					42		dB
Absolute Gain Error		T _A = +25°C, full gain range 0% to 100%, V _{REF} = 5V			±0.25	±1.5	dB
VGA Gain Response Time		40dB gain change to within 1dB final value			1		μs
Input-Referred Noise		VG_CTL set for maximum gain, no input signal			2		nV/√Hz
			No input signal		22		
Output-Referred Noise		VG_CTL set for +10dB of gain	V _{OUT} = 1.5V _{P-P} , 1kHz offset		55		nV/√Hz
	LIDO	VG_CLAMP_MOD VG_CTL set for +1 fRF = 5MHz, VOUT	I0dB of gain,		-70		
Second Harmonic	HD2	VG_CLAMP_MOD VG_CTL set for +1 f _{RF} = 10MHz, V _{OL}	I0dB of gain,	-55	-65		dBc
Third-Order Intermodulation Distortion	IMD3		10dB of gain, f _{RF1} = 5MHz, _{OUT} = 1.5V _{P-P} , V _{REF} = 5V	-40	-52		dBc

AC ELECTRICAL CHARACTERISTICS (continued)


(Figure 2, $V_{CC} = V_{REF} = 4.75V$ to 5.25V, $V_{CM} = (3/5)V_{REF}$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{GND} = 0$, PD = 0, $V_{GC} = 0$, $V_{GC} = 0$,


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Channel-to-Channel Crosstalk		V _{OUT} = 1V _{P-P} differential, f _{RF} = 10MHz, VG_CTL set for +10dB of gain		-80		dB
Maximum Output Voltage at Clamp ON		VG_CLAMP_MODE = 0, VG_CTL set for +20dB of gain, 350mV _{P-P} differential input		2.4		V _{P-P} differential
Maximum Output Voltage at Clamp OFF		VG_CLAMP_MODE = 1, VG_CTL set for +20dB of gain, 350mV _{P-P} differential input		2.8		V _{P-P} differential


- **Note 2:** Specifications at T_A = +25°C and T_A = +70°C are guaranteed by production test. Specifications at T_A = 0°C are guaranteed by design and characterization.
- Note 3: Noise performance of the device is dependent on the noise contribution from the supply to VREF. Use a low noise supply for VREF. VCC and VREF can be connected together to share the same supply voltage if the supply for VCC exhibits low noise.
- Note 4: See the Ultrasound-Specific IMD3 Specification in the Applications Information section.

Typical Operating Characteristics

(Figure 2, V_{CC} = V_{REF} = 4.75V to 5.25V, V_{GND} = 0, PD = 0, VG_CLAMP_MODE = 1, f_{RF} = 5MHz, capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF, R_L = 1k Ω , T_A = 0°C to +70°C. Typical values are at V_{CC} = V_{REF} = 5V, T_A = +25°C, unless otherwise noted.)











Typical Operating Characteristics (continued)


(Figure 2, $V_{CC} = V_{REF} = 4.75V$ to 5.25V, $V_{GND} = 0$, PD = 0, $VG_CLAMP_MODE = 1$, $f_{RF} = 5MHz$, capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF, $R_L = 1k\Omega$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$. Typical values are at $V_{CC} = V_{REF} = 5V$, $T_A = +25^{\circ}C$, unless otherwise noted.)
















Typical Operating Characteristics (continued)


(Figure 2, $V_{CC} = V_{REF} = 4.75V$ to 5.25V, $V_{GND} = 0$, PD = 0, $VG_CLAMP_MODE = 1$, $f_{RF} = 5MHz$, capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF, $R_L = 1k\Omega$, $T_A = 0^{\circ}C$ to +70°C. Typical values are at $V_{CC} = V_{REF} = 5V$, $T_{A} = +25^{\circ}C$, unless otherwise noted.)




Typical Operating Characteristics (continued)


(Figure 2, V_{CC} = V_{BFF} = 4.75V to 5.25V, V_{GND} = 0, PD = 0, VG_CLAMP_MODE = 1, f_{BF} = 5MHz, capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF, $R_{l} = 1k\Omega$, $T_{A} = 0$ °C to +70°C. Typical values are at $V_{CC} = V_{REF} = 5V$, $T_A = +25$ °C, unless otherwise noted.)









TWO-TONE ULTRASOUND-SPECIFIC IMD3 vs. FREQUENCY








OUTPUT COMMON-MODE OFFSET VOLTAGE vs. GAIN



DIFFERENTIAL OUTPUT IMPEDANCE MAGNITUDE vs. FREQUENCY



Pin Description

		Pin Description
PIN	NAME	FUNCTION
1, 2, 5, 6, 7, 10, 11, 12, 19, 20, 21, 24, 25, 26, 29, 30, 31, 34, 35, 36, 41, 43, 44, 45, 47, 48, 51, 55, 58, 59, 64, 65, 66, 69, 73, 76, 79, 80, 81, 83, 84, 85, 88–92, 96, 97, 98	GND	Ground
3	VGIN3-	VGA Channel 3 Inverting Differential Input
4	VGIN3+	VGA Channel 3 Noninverting Differential Input
8	VGIN4-	VGA Channel 4 Inverting Differential Input
9	VGIN4+	VGA Channel 4 Noninverting Differential Input
13	EXT_C1	External Compensation. Connect a 4.7µF capacitor to ground.
14	EXT_C2	External Compensation. Connect a 4.7µF capacitor to ground.
15	EXT_C3	External Compensation. Connect a 4.7µF capacitor to ground.
16, 39, 42, 46, 54, 72, 82, 87	Vcc	5V Power Supply. Bypass each V_{CC} supply to ground with $0.1\mu F$ capacitors as close to the pins as possible.
17	VGIN5-	VGA Channel 5 Inverting Differential Input
18	VGIN5+	VGA Channel 5 Noninverting Differential Input
22	VGIN6-	VGA Channel 6 Inverting Differential Input
23	VGIN6+	VGA Channel 6 Noninverting Differential Input
27	VGIN7-	VGA Channel 7 Inverting Differential Input
28	VGIN7+	VGA Channel 7 Noninverting Differential Input
32	VGIN8-	VGA Channel 8 Inverting Differential Input
33	VGIN8+	VGA Channel 8 Noninverting Differential Input
37, 93	VREF	5V Reference Supply. Bypass to GND with a 0.1µF capacitor as close to the pins as possible. Note that noise performance of the device is dependent on the noise contribution from the supply to V _{REF} . Use a low noise supply for V _{REF} . V _{CC} and V _{REF} can be connected together to share the same supply voltage if the supply for V _{CC} exhibits low noise.
38	EXT_RES	External Resistor. Connect a $7.5k\Omega$ resistor to ground.
40	PD	Power-Down Switch. Drive PD high to set the device in power-down mode. Drive PD low for normal operation.
49	VGOUT8+	VGA Channel 8 Noninverting Differential Output
50	VGOUT8-	VGA Channel 8 Inverting Differential Output
52	VGOUT7+	VGA Channel 7 Noninverting Differential Output
53	VGOUT7-	VGA Channel 7 Inverting Differential Output
56	VGOUT6+	VGA Channel 6 Noninverting Differential Output
57	VGOUT6-	VGA Channel 6 Inverting Differential Output
60	VGOUT5+	VGA Channel 5 Noninverting Differential Output
	I	L

Pin Description (continued)

PIN	NAME	FUNCTION
61	VGOUT5-	VGA Channel 5 Inverting Differential Output
62	VG_CTL-	VGA Analog Gain-Control Inverting Input
63	VG_CTL+	VGA Analog Gain-Control Noninverting Input
67	VGOUT4+	VGA Channel 4 Noninverting Differential Output
68	VGOUT4-	VGA Channel 4 Inverting Differential Output
70	VGOUT3+	VGA Channel 3 Noninverting Differential Output
71	VGOUT3-	VGA Channel 3 Inverting Differential Output
74	VGOUT2+	VGA Channel 2 Noninverting Differential Output
75	VGOUT2-	VGA Channel 2 Inverting Differential Output
77	VGOUT1+	VGA Channel 1 Noninverting Differential Output
78	VGOUT1-	VGA Channel 1 Inverting Differential Output
86	VG_CLAMP_MODE	VGA Clamp Mode Enable. Drive VG_CLAMP_MODE low to enable VGA clamping. VGA output will be clamped at typically 2.4V _{P-P} differential. Drive VG_CLAMP_MODE high to disable VGA clamp mode.
94	VGIN1-	VGA Channel 1 Inverting Differential Input
95	VGIN1+	VGA Channel 1 Noninverting Differential Input
99	VGIN2-	VGA Channel 2 Inverting Differential Input
100	VGIN2+	VGA Channel 2 Noninverting Differential Input
_	EP	Exposed pad. Internally connected to GND. Solder the exposed pad to the ground plane using multiple vias.

Detailed Description

The MAX2037's VGAs are optimized for high linearity, high dynamic range, and low output noise performance, making this component ideal for ultrasound-imaging applications. The VGA paths also exhibit a channel-to-channel crosstalk of -80dB at 10MHz and an absolute gain error of less than ±0.25dB for minimal channel-to-channel focusing error in an ultrasound system. Each VGA path includes circuitry for adjusting analog gain, an output buffer with differential output ports (VGOUT_+, VGOUT_-) for driving ADCs, and differential input ports (VGIN_+, VGIN_-) that are ideal for directly interfacing to the MAX2034 quad LNA. See the Functional Diagram for details.

The VGA has an adjustable gain range from -12.5dB to +29.5dB, achieving a total dynamic range of typically 42dB. The VGA gain can be adjusted with the differential gain-control input VG_CTL+ and VG_CTL-. Set the differential gain-control input voltage at -2V for maximum gain and +2V for minimum gain. The differential analog control common-mode voltage is typically 3.0V.

VGA Clamp

A clamp is provided to limit the VGA output signals to avoid overdriving the ADC or to prevent ADC saturation. Set VG_CLAMP_MODE low to clamp the VGA differential outputs at 2.4V_{P-P}. Set the VG_CLAMP_MODE high to disable the clamp.

Power Down

The device can also be powered down with PD. Set PD to logic-high for power-down mode. In power-down mode, the device draws a total supply current of 27mA. Set PD to a logic-low for normal operation

Overload Recovery

The device is also optimized for quick overload recovery for operation under the large input signal conditions that are typically found in ultrasound input buffer imaging applications. See the *Typical Operating Characteristics* for an illustration of the rapid recovery time from a transmit-related overload.

Applications Information

External Compensation

External compensation is required for bypassing internal biasing circuitry. Connect, as close as possible, individual 4.7 μ F capacitors from each pin EXT_C1, EXT_C2, and EXT_C3 (pin 13, 14, 15) to ground.

External Bias Resistor

An external resistor at EXT_RES is required to set the bias for the internal biasing circuitry. Connect, as close as possible, a $7.5 \mathrm{k}\Omega$ resistor from EXT_RES (pin 38) to ground.

Analog Input and Output Coupling

In typical applications, the MAX2037 is being driven from a low-noise amplifier (such as the MAX2034) and is typically driving a discrete differential anti-alias filter into an ADC (such as the MAX1436 octal ADC). The differential input impedance of the MAX2037 is typically 200Ω . The differential outputs are capable of driving a differential load resistance of 1000Ω . The output impedance is 100Ω differential. The differential outputs have a common-mode bias of approximately 3.0V. ACcouple these differential outputs if the next stage has a different common-mode input range.

Ultrasound-Specific IMD3 Specification

Unlike typical communications specs, the two input tones are not equal in magnitude for the ultrasound-specific IMD3 two-tone specification. In this measurement, f_1 represents reflections from tissue and f_2 represents reflections from blood. The latter reflections are typically 25dB lower in magnitude, and hence the measurement is defined with one input tone 25dB lower than the other. The IMD3 product of interest (f_1 - (f_2 - f_1)) presents itself as an undesired Doppler error signal in ultrasound applications. See Figure 1.

Board Layout

The pin configuration of the MAX2037 is optimized to facilitate a very compact physical layout of the device and its associated discrete components. A typical application for this device might incorporate several devices in close proximity to handle multiple channels of signal processing.

The exposed pad (EP) of the MAX2037's TQFP-EP package provides a low thermal-resistance path to the die. It is important that the PCB on which the MAX2037 is mounted be designed to conduct heat from the EP. In addition, provide the EP with a low-inductance path to electrical ground. The EP **MUST** be soldered to a ground plane on the PCB, either directly or through an array of plated via holes.




Figure 1. Ultrasound IMD3 Measurement Technique





Figure 2. Typical Per-Channel Ultrasound-Imaging Application

Pin Configuration



Chip Information

PROCESS: Silicon Complementary Bipolar

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
100 TQFP-EP	C100E+3	<u>21-0116</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/06	Initial release	_
1	2/09	Updated various sections	1–7, 9, 12

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.