Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

MAX22190 Octal Industrial Digital Input with Diagnostics

General Description

The MAX22190 is an IEC 61131-2 compliant Industrial Digital Input device. MAX22190 translates eight, 24V current-sinking, industrial inputs to a serialized SPI-compatible output that interfaces with 3V to 5.5V logic. A current setting resistor allows the MAX22190 to be configured for Type 1, Type 2, or Type 3 inputs. Field wiring is verified for proximity switches, by a second threshold detector on each input. When wire-break is enabled, the $\overline{FAULT}$ output is asserted and a register flag set if the input current drops below the wire-break threshold for more than 20ms. Additional diagnostics that assert $\overline{FAULT}$ include: over temperature, low 24V field supply, 24V field supply missing, CRC communication error, etc.

For robust operation in industrial environments, each input includes a programmable glitch filter. The filter delay on each channel can be independently programmed to one of eight values between 50µs and 20ms, or filter bypass.

The MAX22190 has a 4-pin SPI interface and in addition uses $\overline{LATCH}$ input for synchronizing input data across multiple devices in parallel.

MAX22190 field-side accepts a single 7V to 65V supply to VDD24 pin. When powered by the field supply, MAX22190 generates a 3.3V output from an integrated LDO regulator, which can provide up to 25mA of current for external loads in addition to powering the MAX22190. Alternatively, MAX22190 can be powered from a 3.0V to 5.5V logic side supply connected to VDD pin. For flexibility, the SPI interface operates at 3.3V or 5V logic levels as controlled by the VL pin.

Applications

- Programmable Logic Controllers
- Industrial Automation
- Process Automation
- Building Automation

Benefits and Features

- High Integration Reduces BOM Count and Board Space
  - Eight Input Channels with Serializer
  - Operates Directly From Field Supply (7V to 65V)
  - Compatible with 3.3V or 5V Logic
  - 5mm x 5mm TQFN Package
- Reduced Power and Heat Dissipation
  - Accurate Input-Current Limiters
  - Energyless Field-Side LED Drivers
- Fault Tolerant with Built-In Diagnostics
  - Input Protection to ±40V with Low-Input Leakage Current
  - Wire Break Detection
  - Integrated Field-Supply Voltage Monitors
  - Integrated Overtemperature Monitors
  - 5-Bit CRC Code Generation and Transmission for Error Detection
- Configurability Enables Wide Range of Applications
  - Configurable IEC 61131-2 Type 1, 2, 3 Inputs
  - Configurable Input Current-Limiting from 0.5mA to 3.4mA
  - Selectable Input Debounce Filtering
- Robust Design
  - ±8kV Contact ESD and ±15kV Air Gap ESD Using Minimum 1kΩ Resistor
  - ±1kV Surge Tolerant Using Minimum 1kΩ Resistor
  - -40°C to +125°C Ambient Operating Temperature

Ordering Information **appears at end of data sheet.**

19-100224; Rev 1; 6/18

maxim integrated™

Isolated Octal Digital Input



Absolute Maximum Ratings

VL, VDD to GND .....-0.3V to +6V
VDD24 to GND.....-0.3V to +70V
SCLK, $\overline{CS}$, SDI, M0, M1 to GND.....-0.3V to +6V
$\overline{LATCH}$, $\overline{FAULT}$, $\overline{READY}$ to GND .....-0.3V to +6V
REFWB, REFDI to GND .....-0.3V to (VDD + 0.3V)
SDO to GND.....-0.3V to (VL + 0.3V)
IN1–IN8 to GND .....-40V to +40V
LED1 – LED8 to GND .....-0.3V to +6V

Continuous Power Dissipation (T_A = +70°C)
TQFN (derate at 27.8mW/°C above +70°C) 2222mW
Operating Temperature Range
Ambient Temperature .....+125°C
Junction Temperature .....+150°C
Storage Temperature Range..... -65°C to +150°C
Lead Temperature (soldering, 10s) .....+300°C
Soldering (reflow) .....+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TQFN
Junction-to-Ambient Thermal Resistance (θJ_A)
Multilayer Board.....36°C/W

Junction-to-Case Thermal Resistance (θJ_C)
Multilayer Board .....3°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

DC Electrical Characteristics

V_L - V_{GND} = +3.0V to +5.5V, V_{DD} - V_{GND} = +3.0V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. C_L = 15pF. Typical values are at V_L - V_{GND} = +3.3V, V_{DD} - V_{GND} = +3.3V, V_{DD24} - V_{GND} = +24V, IN_ = +24V, and T_A = +25°C. (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLIES							
Logic Supply Voltage	V_L			3.0		5.5	V
Logic Supply Current	I_{VL}	$\overline{CS}$ = V_L, All logic pins static	V_{VL} – V_{GND} = +5.5V		13	30	µA
Supply Voltage	V_{DD24}	Normal operation		7		65	V
	V_{DD}	Powered from an external supply		3.0		5.5	V
Supply Current of V_{DD24}	I_{DD24}	V_{DD24} = 24V	IN1–IN8 = 0V, LED1–LED8 = GND, SPI static, REFDI = 7.5kΩ, REFWB = 24kΩ.		0.6	1.2	mA
Supply Current Powered From V_{DD}	I_{DD}	V_{DD} = 3.3V	IN1–IN8 = 0V, LED1–LED8 = GND, SPI static, REFDI = 7.5kΩ, REFWB = 24kΩ.		0.6	1.2	mA
V_{DD} Undervoltage-Lockout Threshold	V_{UVLO}	V_{DD} rising		2.4		2.9	V
V_{DD} Undervoltage-Lockout Threshold Hysteresis	V_{UVHYST}				0.07		V

DC Electrical Characteristics (continued)

V_L - V_{GND} = +3.0V to +5.5V, V_{DD} - V_{GND} = +3.0V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. C_L = 15pF. Typical values are at V_L - V_{GND} = +3.3V, V_{DD} - V_{GND} = +3.3V, V_{DD24} - V_{GND} = +24V, IN_ = +24V, and T_A = +25°C. (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V_{DD24} Undervoltage-Lockout Threshold	V_{UVLO24}	V_{DD24} rising	6		6.8	V
V_{DD24} Undervoltage-Lockout Threshold Hysteresis	$V_{UVHYST24}$			0.5		V
V_L Undervoltage-Lockout Threshold	V_{UVLOVL}	V_L rising	0.9		1.6	V
V_L Undervoltage-Lockout Threshold Hysteresis	$V_{UVHYSTVL}$			0.07		V
Regulator Output Voltage	V_{DD}	I_{LOAD} = 1mA, V_{DD24} ≥ 7V	3.0	3.3	3.6	V
Line Regulation	$dVDD_{LINE}$	I_{LOAD} = 1mA, V_{DD24} = 12V to 24V		0		mV
Load Regulation	$dVDD_{LOAD}$	I_{LOAD} = 1mA to 10mA, V_{DD24} = 24V		4		mV
Regulator Current Capability	I_{DD_CC}				25	mA
Short-Circuit Current	I_{DD24_SC}	V_{DD24} current when V_{DD} shorted to GND	28		50	mA
$\overline{READY}$ Threshold	V_{READY}	V_{DD} rising, V_{DD24} = 0V	2.4		2.9	V
$\overline{READY}$ Threshold Hysteresis	V_{READY_HYST}			0.07		V
$\overline{READY}$ Delay	$\overline{READY}_{DELAY}$	V_{DD} valid to $\overline{READY}$ low		1		ms
SUPPLY ALARMS						
V_{DD24} UV Alarm On/Off	$V_{ALRMOFFUV}$	Rising V_{DD24}, under voltage			17	V
V_{DD24} UV Alarm Off/On	$V_{ALRMONUV}$	Falling V_{DD24}, under voltage	15			V
Glitch Filter for V_{DD24} UV				3		µs
V_{DD24} VM Alarm On/Off	$V_{ALRMOFFVM}$	Rising V_{DD24}, missing voltage			13.9	V
V_{DD24} VM Alarm Off/On	$V_{ALRMONVM}$	Falling V_{DD24}, missing voltage	12.1			V
Glitch Filter for V_{DD24} VM				3		µs
TEMPERATURE ALARMS						
Overtemperature Alarm 1	T_{ALRM1}	ALRMT1 bit set in FAULT1 register		115		°C
Overtemperature Alarm 2	T_{ALRM2}	ALRMT2 bit set in FAULT1 register		140		°C
Overtemperature Alarm Hysteresis	T_{ALRM_HYS}			10		°C
Thermal-Shutdown Threshold	T_{SHDN}	OTSHDN bit set in FAULT2 register		165		°C
Thermal-Shutdown Hysteresis	T_{SHDN_HYS}			10		°C
WIRE BREAK ALARMS						
REF Wire Break Voltage	V_{REFWB}	R_{REFWB} = 5.2kΩ to 50kΩ		0.61		V

DC Electrical Characteristics (continued)

V_L - V_{GND} = +3.0V to +5.5V, V_{DD} - V_{GND} = +3.0V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. C_L = 15pF. Typical values are at V_L - V_{GND} = +3.3V, V_{DD} - V_{GND} = +3.3V, V_{DD24} - V_{GND} = +24V, IN_ = +24V, and T_A = +25°C. (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Wire Break Current Range	I_{WB}	R_{REFWB} = 5.2kΩ		470		µA
		R_{REFWB} = 50kΩ		48.8		µA
PCB FAULT ALARMS						
REFWB Pin Short	RWBS	RFWBS bit set in FAULT2 Register		550		µA
REFWB Pin Open	RWBO	RFWBO bit set in FAULT2 Register		6.6		µA
REFDI Pin Short Alarm	REFDIS	RFDIS bit set in FAULT2 Register		550		µA
REFDI Pin Open	REFDIO	RFDIO bit set in FAULT2 Register		6.6		µA
IC INPUTS (TYPES 1, 2, 3)						
Input Threshold Low-to-High	V_{THP+}	IN1 – IN8			6	V
Input Threshold High-to-Low	V_{THP-}	IN1 – IN8	4.4			V
Input Threshold Hysteresis	$V_{INPHYST}$	IN1 – IN8		0.8		V
LED On-State Current	I_{LEDON}	R_{REFDI} = 7.5kΩ, V_{LED} = 3V	1.5			mA
DI Leakage, Current Sources Disabled	I_{DI_LEAK}	IN1 – IN8 = 36V		73		µA
		IN1 – IN8 = 24V		42		µA
FIELD INPUTS						
Current-Limit Setting	I_{CLIM}	R_{REFDI} = 5.2kΩ		3.39		mA
		R_{REFDI} = 36kΩ		0.48		
REFDI Pin Voltage	V_{REFDI}	R_{REFDI} = from 5.2kΩ to 36kΩ		0.61		V
TYPE 1, 3: External Series Resistor R = 1.5KΩ, R_{REFDI} = 7.5KΩ, WB detection off, unless otherwise noted						
Input Current Limit	I_{INLIM}	28V > VINx at the pin > 5V, R_{REFDI} = 7.5kΩ (Note 3)	2.10	2.35	2.60	mA
Field Input Threshold Low-to-High	V_{INF+}	R_{REFDI} = 7.5kΩ, 1.5kΩ external series resistor			9.9	V
Field Input Threshold High-to-Low	V_{INF-}	R_{REFDI} = 7.5kΩ, 1.5kΩ external series resistor	7.4			V
Field Input Threshold Hysteresis	$V_{INFHYST}$	R_{REFDI} = 7.5kΩ, 1.5kΩ external series resistor		0.9		V
TYPE 2: External Series Resistor R = 1KΩ, R_{REFDI} = 5.2KΩ, WB detection off, unless otherwise noted						
Input Current Limit	I_{INLIM}	28V > VINx at the pin > 5V, R_{REFDI} = 5.2kΩ (Note 3)	3.05	3.39	3.71	mA
Field Input Threshold Low-to-High	V_{INF+}	R_{REFDI} = 5.2kΩ, 1kΩ external series resistor			9.9	V
Field Input Threshold High-to-Low	V_{INF-}	R_{REFDI} = 5.2kΩ, 1kΩ external series resistor	7.4			V
Field Input Threshold Hysteresis	$V_{INFHYST}$	R_{REFDI} = 5.2kΩ, 1kΩ external series resistor		0.9		V

DC Electrical Characteristics (continued)

V_L - V_{GND} = +3.0V to +5.5V, V_{DD} - V_{GND} = +3.0V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. C_L = 15pF. Typical values are at V_L - V_{GND} = +3.3V, V_{DD} - V_{GND} = +3.3V, V_{DD24} - V_{GND} = +24V, IN_ = +24V, and T_A = +25°C. (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Filter Delay (See bits DELAY[2:0] in FLTx Register)	t_{BOUNCE}	FBP = 1: bypass filtering		2		µs
		FBP = 0, DELAY = 0		0.05		ms
		FBP = 0, DELAY = 1		0.1		
		FBP = 0, DELAY = 2		0.4		
		FBP = 0, DELAY = 3		0.8		
		FBP = 0, DELAY = 4		1.6		
		FBP = 0, DELAY = 5		3.2		
		FBP = 0, DELAY = 6		12.8		
		FBP = 0, DELAY = 7		20		
Wire Break Filter Delay	t_{WBD}			20		ms
DYNAMIC CHARACTERISTICS						
Field-Input Sampling Rate	f_{IN}	Input Filter Bypass mode		1000		kHz
		Input Filter Not Bypass mode		200		
Minimum Detectable Field Input Pulse Width	t_{PW}	No external capacitors on pins IN1-IN8 (Note 3)		3		µs
$\overline{LATCH}$ Delay		Assertion of $\overline{LATCH}$ or $\overline{CS}$ until input data is frozen		50		ns
$\overline{FAULT}$ Minimum Pulse Width	$t_{\overline{FAULT}\_PW}$	$\overline{FAULT}$ low, pullup 4mA	0.8			µs
INTERFACE LOGIC						
Input Logic-High Voltage	V_{IH}	SCLK, $\overline{CS}$, SDI, $\overline{LATCH}$, M0, M1 relative to GND	0.7 x VL			V
Input Logic-Low Voltage	V_{IL}	SCLK, $\overline{CS}$, SDI, $\overline{LATCH}$, M0, M1 relative to GND			0.3 x VL	V
Output Logic-High Voltage	V_{OH}	SDO, sourcing 4mA	VL - 0.4			V
Output Logic-Low Voltage	V_{OL}	SDO, $\overline{FAULT}$, $\overline{READY}$ sinking 4mA			0.4	V
Input Pullup Resistance $\overline{CS}$, $\overline{LATCH}$	R_{PU}			195		kΩ
Input Pulldown Resistance SCLK, SDI, M1, M0	R_{PD}			195		

AC Electrical Characteristics

V_L - V_{GND} = +3.0V to +5.5V, V_{DD} - V_{GND} = +3.0V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. C_L = 15pF. Typical values are at V_L - V_{GND} = +3.3V, V_{DD} - V_{GND} = +3.3V, V_{DD24} - V_{GND} = +24V, INx = +24V, and T_A = +25°C. (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SPI CHARACTERISTICS						
SCLK Pulse Width-High	t_{SCLKH}	See Figure 1	20			ns
SCLK Pulse Width-Low	t_{SCLKL}	See Figure 1	20			ns
SCLK Clock Period	t_{SCLK}	See Figure 1	100			ns
SCLK Clock Frequency	f_{SCLK}				10	MHz
$\overline{CS}$ Pulse Width	t_{CSBPW}	See Figure 1	20			ns
SDI-to-SCLK Setup Time	t_{DINSU}	See Figure 1	5			ns
SDI-to-SCLK Hold Time	t_{DINH}	See Figure 1	15			ns
$\overline{CS}$-Fall-to-SCLK-Rise Time	t_{CLK_SU}	See Figure 1	80			ns
SCLK-Rise-to-$\overline{CS}$-Rise Time	t_{CSBH}	Rising edge of SCLK to rising edge of $\overline{CS}$ (Figure 1)	40			ns
SDO Enable Time	$t_{CSB\_SDOVALID}$	$\overline{CS}$ falling to SDO valid (Figure 1)			50	ns
SDO Disable Time	t_{CSB_SDOTRI}	$\overline{CS}$ rising to SDO tri-state (Figure 1)			50	ns
Output Data Propagation Delay	t_{DO}	SCLK falling edge-to-SDO valid (Figure 1)			50	ns
Rise/Fall Time SDO	$t_{R/F}$	SDO 10% to 90% rising, 90% to 10% falling		4		ns

Note 2: All units are production tested at T_A = 25°C. Specifications over temperature are guaranteed by design.
Note 3: External resistor R_{REFDI} is selected to set any desired current limit between 0.5mA and 3.4mA.



Figure 1. SPI Timing Diagram

ESD and EMC Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Surge	Line-to-Line	IEC 61000-4-5, 1.2/50µs pulse, 1kΩ resistor in series with IN_ pin	±2	kV
	Line-to-Ground	IEC 61000-4-5, 1.2/50µs pulse, 1kΩ resistor in series with IN_ pin	±1	
ESD	Human Body Model	All pins	±2	
	Contact	IEC 61000-4-2, minimum 1kΩ resistor in series with IN1- IN8, with respect to GND	±8	
	Air Gap	IEC 61000-4-2, minimum 1kΩ resistor in series with IN1 - IN8, with respect to GND	±15	

Typical Operating Characteristics

V_{DD24} = 24V, V_{DD} = V_L = 3.3V, T_A = +25°C, R_{REFDI} = 7.5kΩ, R_{REFWB} = 24kΩ, R_{IN} = 1kΩ, unless otherwise noted.

VDD24 SUPPLY CURRENT vs. VDD24 SUPPLY VOLTAGE



VDD24 SUPPLY CURRENT vs. TEMPERATURE



VDD24 SUPPLY CURRENT vs. VIN_ INPUT VOLTAGE



INPUT CURRENT LIMIT I_{INLIM} vs. R_{REFDI}



INPUT CURRENT LIMIT I_{INLIM} vs. TEMPERATURE



INPUT CURRENT LIMIT I_{INLIM} vs. VDD SUPPLY VOLTAGE



Typical Operating Characteristics (continued)

V_{DD24} = 24V, V_{DD} = V_L = 3.3V, T_A = +25°C, R_{REFDI} = 7.5kΩ, R_{REFWB} = 24kΩ, R_{IN} = 1kΩ, unless otherwise noted.

INPUT CURRENT LIMIT I_{INLIM} vs. VIN_ INPUT VOLTAGE



INPUT CURRENT LIMIT I_{INLIM} vs. VIN_ INPUT VOLTAGE



INPUT VOLTAGE THRESHOLD vs. TEMPERATURE



INPUT VOLTAGE THRESHOLD vs. TEMPERATURE



INPUT VOLTAGE THRESHOLD vs. TEMPERATURE



INPUT VOLTAGE HYSTERESIS vs. TEMPERATURE



WIRE-BREAK CURRENT THRESHOLD vs. R_{REFWB}



LDO LOAD REGULATION



Typical Operating Characteristics (continued)

V_{DD24} = 24V, V_{DD} = V_L = 3.3V, T_A = +25°C, R_{REFDI} = 7.5kΩ, R_{REFWB} = 24kΩ, R_{IN} = 1kΩ, unless otherwise noted.

LDO LINE REGULATION



LDO OUTPUT VOLTAGE vs. TEMPERATURE



LDO SHORT-CIRCUIT CURRENT vs. VDD24 SUPPLY VOLTAGE



LDO SHORT-CIRCUIT CURRENT vs. TEMPERATURE



VDD SUPPLY CURRENT vs. DATA RATE



Pin Configurations



TQFN
5mm x 5mm

Pin Description

PIN	NAME	FUNCTION
SPI INTERFACE		
16	VL	Logic Interface Supply, 3.0V to 5.5V.
10	SCLK	Serial Clock Input.
9	$\overline{CS}$	Chip-Select Input. Assert low to latch input states and enable the SPI interface.
13	SDO	Serial Data Output. Data is updated on the falling edge of SCLK. When $\overline{CS}$ is high SDO is high-Z.
11	SDI	Serial Data Input. Data is clocked into SDI on the rising edge of SCLK.
14	$\overline{FAULT}$	Active-Low Fault Indicator. Open-drain output, $\overline{FAULT}$ goes low to indicate that one or more of the flags in the FAULT registers have been set. The faults are: Supply Monitors, Temperature Monitors, CRC error, wire-break errors, short or open at REFDI or REFWB pins.
12	$\overline{LATCH}$	$\overline{LATCH}$ and $\overline{CS}$ control the data latch at the input of the serializer (after the inputs). The latch is transparent when both $\overline{CS}$ and $\overline{LATCH}$ are high. The data at the input of the serializer is frozen on the falling edge of either $\overline{LATCH}$ or $\overline{CS}$. $\overline{LATCH}$ is typically used to synchronize input timing across multiple MAX22190s.
28	M0	SPI Control Mode. See Table 1 for details.
29	M1	
15	$\overline{READY}$	Open-drain output, $\overline{READY}$ goes low indicating that MAX22190 is powered and ready for operation.
FIELD INPUT PINS		
25,32	GND	Ground return for all data inputs and the field power supply
30	VDD24	24V field supply. Bypass to GND with 0.1µF capacitor in parallel with 1µF capacitor
31	VDD	3.3V Output from integrated LDO when powered from VDD24, or 3.0 - 5.5V Supply Input when VDD24 not driven. Bypass to GND with 0.1µF capacitor in parallel with 1µF capacitor. If powering MAX22190 from an external supply, leave VDD24 floating.
1, 3, 5, 7, 18, 20, 22, 24	IN1 – IN8, respectively	Field inputs. For type 1 and type 3 inputs, place a 1.5kΩ MELF resistor between the field input and IN_.
2, 4, 6, 8, 17, 19, 21, 23	LED1 – LED8, respectively	Energyless LED Driver Outputs. Connect to GND if LEDs are not used.
26	REFWB	Wire-Break Current-Limit Reference Resistor. Connect a resistor from REFWB to GND to set Wire-Break threshold.
27	REFDI	Digital Input Current-Limit Reference Resistor. For 24V Type 1 and Type 3 inputs, place a 7.5kΩ resistor from REFDI to GND.
EP	—	Exposed Pad. Connect to GND. Solder entire exposed pad area (EP = exposed pad on back of package) to ground plane for best thermal performance.

Functional/Block Diagram



Detailed Description

The MAX22190 senses the state (on, high or off, low) of eight digital inputs. The voltages at the IN1–IN8 input pins are compared against internal references to determine whether the sensor is on (logic 1) or off (logic 0). All eight inputs are simultaneously latched by the assertion of either $\overline{LATCH}$ or $\overline{CS}$, and the data made available in a serialized format through the SPI interface. Placing a 7.5kΩ current-setting resistor between REFDI and GND, and a 1.5kΩ resistor between each field input and the corresponding IN_ input pin ensures that the current at the ON and OFF trip points as well as the voltage at the trip points satisfy the requirements of IEC 61131-2 for Type 1 and Type 3 inputs. The current sunk by each input pin rises linearly with input voltage until the level set by the current limiter is reached; any voltage increase beyond this point does not increase the input current. Limiting the input current ensures compliance with IEC 61131-2 while significantly reducing power dissipation compared to traditional resistive inputs.

The current-setting resistor R_{REFDI} can be calculated using this equation:

$$R_{REFDI} = 17.63V/I_{INLIM}$$



Type of Limit	Type 1 Limits						Type 2 Limits						Type 3 Limits					
	Off Region		Transition		On Region		Off Region		Transition		On Region		Off Region		Transition		On Region	
	VL (V)	IL (mA)	VT (V)	IT (mA)	VH (V)	IH (mA)	VL (V)	IL (mA)	VT (V)	IT (mA)	VH (V)	IH (mA)	VL (V)	IL (mA)	VT (V)	IT (mA)	VH (V)	IH (mA)
Max	15/5	15	15	15	30	15	11/5	30	11	30	30	30	11/5	15	11	15	30	15
Min	-3	ND	5	0.5	15	2	-3	ND	5	2	11	6	-3	ND	5	1.5	11	2

ND = NOT DEFINED

Figure 2. Switching Characteristics for IEC61131-2 Type 1, 2, and 3 24VDC Digital Inputs

Input Filters

Each input (IN1 - IN8) has a programmable filter and input data may be filtered to reduce noise, or it may be read directly for more rapid response. Bit FBP in the corresponding FLTx register is used to bypass the filter or to enable the filter. One of eight filter delays (50µs, 100µs, 400µs, 800µs, 1.6ms, 3.2ms, 12.8ms, 20ms) may be independently selected for each channel. Noise rejection is accomplished through a no-rollover up-down counter where the state of the field input controls the counting direction (up or down), the filter uses an up-down counter fed by a 200kHz clock. If the input is high, it counts up; if the input is low, it counts down. The filter output is updated when the counter hits the upper or lower limit, with the upper limit depending on the selected filter delay and the lower limit being zero regardless of the filter delay. The low-to-high transition of the filter occurs when the counter reaches the upper limit. The high-to-low transition occurs when the counter reaches the lower limit. There is no rollover; counting simply stops when the upper or lower limit is hit. The filter delay is the time it takes to reach the upper/lower limit in response to a step input when the counter starts from the lower/upper limit. If the input is not a step function, but is bouncing, as shown in Figure 3, the output changes state after a total delay of:

Total Delay = Filter Delay + 2* (Total Time at the Old State)

In the example in Figure 3, the filter has a nominal delay of 1.6ms, and the input returns high for two 0.2ms periods after the first transition from high to low. These transitions back to the high state extend the time before the output of the filter switches. Total Delay = 1.6ms + 2* (0.2ms + 0.2ms) = 2.4ms.



Figure 3. MAX22190 Digital Filter

Wire-Break Detection

Each input (IN1 – IN8) includes a second threshold comparator that can be individually enabled to verify the integrity of field wiring. The comparator senses the presence of the small input current produced by a two wire proximity sensor in its open state, or the current from an open switch with a diagnostic resistor placed across it. The wire-break current threshold is set by placing a resistor between REFWB and GND, and is adjustable from 50µA to 470µA. If this current is missing, due to an open wire or a wire shorted to GND, the comparator trips, and after filtering, sets a corresponding sticky bit in the WB register. Bits in this register remain set until the register is read, which automatically clears all bits in the register. All wire-break detectors include a fixed 20ms filter, and like the input data, the input to the WB latch is frozen when either $\overline{CS}$ or $\overline{LATCH}$ is held low. The eight wire-break flags are ORed together to produce the WBG flag in the FAULT1 register. This flag remains set until all flags in the WB register have been cleared.

The wire-break threshold resistor R_{REFWB} can be calculated using this equation:

$$R_{REFWB} = 2.44V / I_{WB}$$

Energyless LED Drivers

When IN_ is determined to be on, its input current is diverted to the LED pin and flows from that pin to GND. Placing an LED between LED_ and GND provides an indication of the input state without increasing overall power dissipation. If the indicator LEDs are not used, connect LED_ to GND.

Fault Detection and Monitoring

$\overline{FAULT}$ is an open-drain output that can be wire ORed with the other open-drain outputs and used to notify the host processor of a fault. When enabled, $\overline{FAULT}$ goes low to indicate that one or more of the flags in the FAULT1 register have been set. These faults are: VDD24 low voltage alarm (24VL), VDD24 voltage missing alarm (24VM), over temperature alarm 1 (ALRMT1), over temperature alarm 2 (ALRMT2), CRC error detected on the previous SPI frame (CRC), Power-On-Reset event (POR), wire-break group error detected (WBG), and sources from FAULT2 register. Enable bits in the FAULT1 and FAULT2 registers select which flags in the FAULT1 and FAULT2 registers will assert the $\overline{FAULT}$ pin. The enable bits do not affect the flags in the FAULT1 register, they only affect the $\overline{FAULT}$ pin. Flags ALRMT1, ALRMT2, 24VL, and 24VM in the FAULT1 register are latched; they remain set until read even if the fault goes away. WBG is equivalent to the ORed output of the individual wire-break flags WB[7:0] which are latched until cleared by reading the WB register. CRC is not latched, but remains set until an uncorrupted SPI frame is received.

The STK bit in the GPO register configures the $\overline{FAULT}$ pin to be sticky or to clear when the fault is removed. For example: if a low voltage condition on VDD24 is detected, the 24VL bit in the FAULT1 register will be set and $\overline{FAULT}$ will assert low provided bit 24VLE in the FAULT1EN register is set. If VDD24 then returns to normal levels, the 24VL bit in the FAULT1 register will remain set until read; however the state of $\overline{FAULT}$ pin depends on configuration bit STK. If STK = 0, the $\overline{FAULT}$ pin is not sticky and will clear when the fault goes away even though the 24VL bit remains set. If STK = 1, then $\overline{FAULT}$ pin reflects the state of the bit in the FAULT1 register and remains set until the bit is cleared by reading the FAULT1 register. The minimum pulse width for $\overline{FAULT}$ pin asserting low is 1µs typical. This ensures adequate time for the assertion of $\overline{FAULT}$ to be recognized by the host even if the fault was present for a shorter time.

The power-on default for the FAULT1EN register is to enable CRC and POR. $\overline{FAULT}$ pin is in the non-sticky mode.

Clearing Bits in FAULT1 Register

24VL and 24VM sticky (or latched) bits in the FAULT1 register may be read and cleared either through a direct read of the FAULT1 register, or through a SPI mode 0 or mode 2 read or write command if bit 24VF in the CFG register is equal to 0. SPI modes 0 and 2 transactions read and clear bits 24VL, and 24VM (Table 3). This valid SPI transaction will also clear the CRC bit. Note that the CRC bit is only active in modes 0 and 2 since this is the only time a CRC test is performed. The WBG bit in the FAULT1 register is the real-time ORed value of bits WB[7:0] in the WB register and the WBG bit is not cleared by reading the FAULT1 register. Reading the bits in the WB register clears the WB register and for convenience will also clear the WBG bit in the FAULT1 register.

CRC generation

In SPI interface modes 0 and 2, five CRC bits can be used to check data integrity during transfer between the device and an external microcontroller. In applications where the integrity of data transferred is not of concern, the CRC bits can be ignored. The CRC uses the following polynomial:

$$P(x) = x^5 + x^4 + x^2 + x^0$$

The CRC value is calculated using the first 19 data bits and the 5-bit CRC is then appended to the data bits to create the 24bit SPI data frame. When the MAX22190 receives a data frame with a CRC error, the CRC error flag (CRC) in the FAULT1 register is set and, if CRCE is set, $\overline{FAULT}$ pin is asserted. The CRC bit is not sticky, but does remain set until an error-free frame is received. SPI commands within a corrupted frame are ignored.

SPI Interface

MAX22190 has an SPI compatible interface used to read input data, read diagnostic data, and configure all of the registers. Each configuration register can be read back to ensure proper configuration. The interface can be operated in one of four modes as controlled by the strapping inputs M0 and M1. Asserting $\overline{CS}$ low latches the state of all inputs and enables the SPI interface. For all modes, data at the SDI input is sampled on the rising edge of SCLK and data at SDO is updated on the falling edge of SCLK. The MSB ($\overline{READ}$/write bit) is always the first bit of the SPI frame. Transitions of SCLK while $\overline{CS}$ is deasserted (high) are ignored. SCLK must idle low when $\overline{CS}$ is asserted.

Table 1. SPI Interface Modes

MODE	M1: M0	FRAME LENGTH	CRC	DAISY CHAIN
0	0 0	24-bit	Yes	No
1	0 1	16-bit	No	No
2	1 0	24-bit	Yes	Yes
3	1 1	16-bit	No	Yes



Figure 4. SPI Communication Example

SPI Protocol

The serial output of the device adheres to the SPI protocol, running with CPHA = 0 and CPOL = 0. In all modes, the first 8-bits clocked out of SDO after $\overline{CS}$ is asserted are data bits showing the status of inputs IN8 – IN1; this allows for rapid and convenient retrieval of the primary data. For write operations in Modes 0 and 1, the next 8-bits clocked out of SDO are the status bits of the WB (wire-break) register. This is true even if wire-break detection is not enabled, in which case all bits will be 0. For reads in Modes 0 and 1, the second 8 bits will be the data from the specified register.

Modes 2 and 3 are more complex, since the content of the second byte is determined by the previous instruction. For non-daisy-chain compatible modes (Modes 0 and 1), the read instruction is decoded on-the-fly as the SPI frame is clocked in. The instruction is immediately executed and data from the specified register is clocked out in the same SPI frame. This is convenient and quick, but not compatible with daisy-chaining. When daisy-chaining, each unit does not know which portion of the bit stream it should decode until $\overline{CS}$ is deasserted (the frame is finished). To accommodate this, all daisy-chainable read instructions require two SPI frames. The first frame contains the read instruction and register address. The second frame returns the register data as the second byte of the frame. This is true regardless of the instruction being clocked in during the second frame.

$\overline{LATCH}$ is used to simultaneously capture the input states of different MAX22190s that are not controlled by the same $\overline{CS}$. This could be multiple MAX22190s in the same module, or MAX22190s in different modules.

Clock Count for Multiples of 8

For each SPI cycle (between $\overline{CS}$ going low and going high), the device counts the number of SCLK pulses. If it is not a multiple of 8, the SPI input data is discarded and bit FAULT8CK is set in the FAULT2 register.

SPI Power Status

Only the SPI port buffers are powered from the VL supply; internal SPI circuits are powered from the VDD supply. Both VDD and VL must be valid for SPI communication to take place. In addition to powering the SPI circuits, VDD also sustains the SPI memory (configuration and status registers). If power is being supplied through VDD24, then an auxiliary supply for the memory is also available. The auxiliary supply only sustains memory, it does not allow SPI communication. The auxiliary supply takes over if VDD is lost due to external loading or due to a thermal shutdown event. When the event is over, the device configuration is maintained and fault information is available in the FAULT registers. Refer to Table 2 for power requirement for SPI communication and register map configuration.

Table 2. SPI Port Power Status

VDD24	VDD	VL	SPI REGISTER MAP CONFIGURATION	SPI PORT COMMUNICATION
Valid	Valid	Valid	Configuration and fault data maintained	Normal Operation
Not Valid	Valid	Valid	Configuration and fault data maintained	Normal Operation
Valid	Not Valid	X	Configuration and fault data maintained	$\overline{CS}$ ignored, SDO is High-Z
X	Valid	Not Valid	Configuration and fault data maintained	$\overline{CS}$ ignored, SDO is High-Z
Not Valid	Not Valid	X	Configuration and fault data lost	$\overline{CS}$ ignored, SDO is High-Z

Daisy-Chaining

For systems with more than eight sensor inputs, multiple devices can be daisy-chained to allow access to all data inputs through a single serial port. When using a daisy-chain configuration, connect MOSI to SDI of the first device in the chain. Connect MISO to SDO of the last device in the chain. For all middle links, connect SDI to SDO of the previous device and SDO to SDI of the next device. $\overline{CS}$ and SCLK of all devices in the chain should be connected together in parallel, see Figure 5 which illustrates a 16-input application for daisy-chaining and Figure 6, which shows SPI timing.



Figure 5. SPI Daisy-Chain Operation



Figure 6. SPI Timing Diagram Daisy-Chain

Configuration Flowchart

The MAX22190 powers on with default register settings and can be used in default mode to read the data inputs, or it can be configured to match the individual application requirements. Before any register access for configuration or reading data, the MCU needs to wait until $\overline{\text{READY}}$ goes low indicating that the MAX22190 is powered up and ready for use. Next, the MCU will need to clear the $\overline{\text{FAULT}}$ pin that asserts low after every power-up event due to the default state (high) of the POR flag.

Default Mode: (Power-up mode) In this mode, the Wire-Break (WB) function is disabled, all input channel filters (FLTx) are set to BYPASS, all input channels are enabled, and all fault sources are disabled on $\overline{\text{FAULT}}$ pin *except* the CRC and POR flags. Upon power-up, the POR flag will be set to 1. If the $\overline{\text{FAULT}}$ pin is being used, then a write operation must be performed to the FAULT1 register to reset POR to 0 for normal operating conditions. Now the MAX22190 can be polled to read data from DI register to show the logic state of the 8 input channels.

Configurable Mode: MAX22190 can be configured for different parameters based upon the application requirements. The MCU can write to the various registers to set the options for Wire-Break, Input Channel Filters, enabling different Fault Sources, or disabling specific Input Channels. In addition, the user can enable features such as detecting a short on pin REFDI and making $\overline{\text{FAULT}}$ pin sticky or not. Once the configuration is complete, the MAX22190 can be polled to read from DI register to show the logic state of the 8 input channels.

FAULT Asserted: MAX22190 uses the open-drain $\overline{\text{FAULT}}$ pin to indicate to the MCU that a Fault has occurred, often by using this pin to trigger an interrupt function within the MCU. The MCU can determine the source of the fault by reading regsiter FAULT1. If bit 5 of FAULT1 is set, then register FAULT2 is indicating a fault and FAULT2 must also be read. Reading the FAULT_ register clears the fault flag, unless the fault condition persists, which would immediately reset the flag.



Figure 7. MAX22190 Configuration Flowchart

Table 3. SPI Frames for SPI Modes

Mode 0: M1 = 0, M0 = 0

Write

SDI	MSB = 1 1-bit	Register Address 7-bits	Write Data 8-bits	000 Fill Data 3-bits			CRC from Host LSB 5-bits
SDO	Input data: IN8 – IN1 8-bits		WB data: WB7 – WB0 8-bits	24VL	24VM	WBG	CRC from MAX22190 5-bits

Read

SDI	MSB = 0 1-bit	Register Address 7-bits	00000000 Fill Data 8-bits	000 Fill Data 3-bits			CRC from Host LSB 5-bits
SDO	Input data: IN8 – IN1 8-bits		Register Data: D7 – D0 8-bits	24VL	24VM	WBG	CRC from MAX22190 5-bits

Mode 1: M1 = 0, M0 = 1

Write

SDI	MSB = 1 1-bit	Register Address 7-bits	Write Data 8-bits
SDO	Input data: IN8 – IN1 8-bits		WB data: WB7 – WB0 8-bits

Read

SDI	MSB = 0 1-bit	Register Address 7-bits	00000000 Fill Data 8-bits
SDO	Input data: IN8 – IN1 8-bits		Register Data: D7 – D0 8-bits

Mode 2: M1 = 1, M0 = 0

Write – Preceding frame was a write or no-op

SDI	MSB = 1 1-bit	Register Address 7-bits	Write Data 8-bits	000 Fill Data 3-bits			CRC from Host LSB 5-bits
SDO	Input data: IN8 – IN1 8-bits		WB data: WB7 – WB0 8-bits	24VL	24VM	WBG	CRC from MAX22190 5-bits

Write – Preceding frame was a read

SDI	MSB = 1 1-bit	Register Address 7-bits	Write Data 8-bits	000 Fill Data 3-bits			CRC from Host LSB 5-bits
SDO	Input data: IN8 – IN1 8-bits		Register Data: D7 – D0 8-bits	24VL	24VM	WBG	CRC from MAX22190 5-bits

Read – Preceding frame was a write or no-op

SDI	MSB = 0 1-bit	Register Address 7-bits	00000000 Fill Data 8-bits	000 Fill Data 3-bits			CRC from Host LSB 5-bits
SDO	Input data: IN8 – IN1 8-bits		WB data: WB7 – WB0 8-bits	24VL	24VM	WBG	CRC from MAX22190 5-bits

Table 3: SPI Frames for SPI Modes (continued)

Read – Preceding frame was a read

SDI	MSB = 0 1-bit	Register Address 7-bits	00000000 Fill Data 8-bits	000 Fill Data 3-bits			CRC from Host LSB 5-bits
SDO	Input data: IN8 – IN1 8-bits		Register Data: D7 – D0 8-bits	24VL	24VM	WBG	CRC from MAX22190 5-bits

Mode 3: M1 = 1, M0 = 1

Write – Preceding frame was a write or no-op

SDI	MSB = 1 1-bit	Register Address 7-bits	Write Data 8-bits
SDO	Input data: IN8 – IN1 8-bits		WB data: WB7 – WB0 8-bits

Write – Preceding frame was a read

SDI	MSB = 1 1-bit	Register Address 7-bits	Write Data 8-bits
SDO	Input data: IN8 – IN1 8-bits		Register Data: D7 – D0 8-bits

Read – Preceding frame was a write or no-op

SDI	MSB = 0 1-bit	Register Address 7-bits	00000000 Fill Data 8-bits
SDO	Input data: IN8 – IN1 8-bits		WB data: WB7 – WB0 8-bits

Read – Preceding frame was a read

SDI	MSB = 0 1-bit	Register Address 7-bits	00000000 Fill Data 8-bits
SDO	Input data: IN8 – IN1 8-bits		Register Data: D7 – D0 8-bits

Notes:

SDI – CRC generated by external device such as MCU, Data D7 - D0 clocked out from MCU

SDO – CRC generated by MAX22190, Data D7 - D0 clocked out from MAX22190 Register

NO-OP – No Operation, i.e. write cycle with no valid data to specified address

Write Cycle – DI[7:0] and WB[7:0] are from internal latches, whose outputs are frozen when $\overline{CS}$ or $\overline{LATCH}$ goes low. Bits 24VL, 24VM and WBG are frozen by $\overline{CS}$ going low but not by $\overline{LATCH}$.

Read Cycle – D7 - D0 are the register data addressed through SDI. Bits 24VL, 24VM, and WBG reflect the corresponding bits in the FAULT1 register.

Input Channel pins are numbered IN1 – IN8, so input IN1 maps to bit DI0, input IN2 to bit DI1 …. and input IN8 to bit DI7

Table 4. Register Map

REGISTER	ADDRESS	SYMBOL	TYPE	POR (DEFAULT)	7	6	5	4	3	2	1	0
Wire Break	00h	WB	COR	00h	WB7	WB6	WB5	WB4	WB3	WB2	WB1	WB0
Digital Input	02h	DI	R	00h	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0
Fault 1	04h	FAULT1	MIXED	46h	CRC	POR	FAULT2	ALRMT2	ALRMT1	24VL	24VM	WBG
Filter IN1	06h	FLT1	RW	08h	0	0	0	WBE	FBP	DELAY[2:0]		
Filter IN2	08h	FLT2	RW	08h	0	0	0	WBE	FBP	DELAY[2:0]		
Filter IN3	0Ah	FLT3	RW	08h	0	0	0	WBE	FBP	DELAY[2:0]		
Filter IN4	0Ch	FLT4	RW	08h	0	0	0	WBE	FBP	DELAY[2:0]		
Filter IN5	0Eh	FLT5	RW	08h	0	0	0	WBE	FBP	DELAY[2:0]		
Filter IN6	10h	FLT6	RW	08h	0	0	0	WBE	FBP	DELAY[2:0]		
Filter IN7	12h	FLT7	RW	08h	0	0	0	WBE	FBP	DELAY[2:0]		
Filter IN8	14h	FLT8	RW	08h	0	0	0	WBE	FBP	DELAY[2:0]		
Configuration	18h	CFG	RW	00h	0	0	0	24VF	CLRF	0	0	REFDI_SH_ENA
Input Enable	1Ah	INEN	RW	FFh	CH[7]	CH[6]	CH[5]	CH[4]	CH[3]	CH[2]	CH[1]	CH[0]
Fault 2	1Ch	FAULT2	COR	02h	0	0	FAULT8CK	OTSHDN	RFDIO	RFDIS	RFWBO	RFWBS
Fault 2 Enables	1Eh	FAULT2EN	RW	00h	0	0	FAULT8CKE	OTSHDNE	RFDIOE	RFDISE	RFWBOE	RFWBSE
GPO	22h	GPO	RW	00h	STK	0	0	0	0	0	0	0
Fault 1 Enables	24h	FAULT1EN	RW	C0h	CRCE	PORE	FAULT2E	ALRMT2E	ALRMT1E	24VLE	24VME	WBGE
No-Op	26h	NOP	NA	-	Dummy register. Contents of registers DI and WB are clocked out normally during attempted SPI writes to this register. Useful for Daisy-Chain mode.							

Register Type Legend:

R: Read only
RW: Read and Write
COR: Clear-On-Read
MIXED: Some bits are Clear-On-Read type, others are cleared differently. See bit descriptions for details.

Register Detailed Description

WB (Clear-On-Read)

Address = 0x00
Default = 0x00
Wire-break status for each channel. Not cleared if the wire-break condition is still present upon reading the register.

BIT	NAME	DESCRIPTION
7:0	WB[7:0]	0: No Wire-Break condition detected for channel x 1: Wire-Break condition detected for channel x The bit remains high even if the wire-break condition disappears and is only cleared upon reading the register.

DI (Read)

Address = 0x02
Default = 0x00
Digital input state, DIx is the state of the corresponding input pin after the multiplexer that selects between the filter output and the comparator output.

BIT	NAME	DESCRIPTION
7:0	DI[7:0]	0: Channel x is driven low 1: Channel x is driven high Note: Input Channels are numbered IN1 – IN8, so IN1 maps to DI0, IN2 to DI1 …. and IN8 to DI7.

FAULT1 (Mixed)

Address = 0x04

Default = 0x46

BIT	NAME	DESCRIPTION
7	CRC	0: The last received SPI frame was not corrupted 1: The last received SPI frame was corrupted It is not cleared upon read, but when an uncorrupted SPI frame is received. CRC is only active in SPI Interface Modes 0 and 2
6	POR	0: Normal operating conditions 1: POR event has reset the register map to its power-on-reset state This bit is cleared only if the user writes “0” to it. The other bits in this register are unaffected by the write access.
5	FAULT2	0: An enabled bit in the FAULT2 register is not set 1: An enabled bit in the FAULT2 register is set This bit is cleared on read only if the FAULT2 register is cleared or the bit is disabled.
4	ALRMT2*	0: Temperature Alarm 2 threshold has not been exceeded 1: Temperature Alarm 2 threshold has been exceeded Cleared upon reading this register.
3	ALRMT1*	0: Temperature Alarm 1 threshold has not been exceeded 1: Temperature Alarm 1 threshold has been exceeded Cleared upon reading this register.
2	24VL*	0: 24V supply is normal (above the 24VL threshold) 1: 24V supply is low (below the 24VL threshold) Cleared upon reading this register. If bit 4 in CFG Register (24VF) is 0, 24VL can also be cleared after any SPI transaction while operation in modes 0 or 2.