imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MAX24000-Series EVKIT Evaluates: MAX24000-Series Clock Products

General Description

The MAX24000-Series EVKIT is an easy-to-use evaluation kit for the Microsemi MAX24000-Series clock synchronization and clock synthesis ICs. A surfacemounted IC device and careful layout provide maximum signal integrity. On-board crystal, XO and TCXO components are provided for use as the device reference clock. Additionally, the board can accept 3 external input clocks which are accessible via SMB connectors. All device output clocks are available via SMB connectors to allow easy evaluation of the device's jitter performance. The EVKIT can be configured to have four device GPIO pins connected to LEDs or header pins to provide device status information. Device JTAG I/O signals are also accessible via header pins. Finally, an on-board microcontroller and USB interface provide easy configuration and monitoring of the MAX24000-Series device via a Windows®-based software application.

This data sheet is for the <u>revision B</u> evaluation board assembly. Each board assembly revision has its own data sheet.

Evaluation Kit Contents

- MAX24000-series EVKIT Board
- Power Supply
- USB Cable
- 2 SMB to BNC cables
- 5 Oscillator Evaluation Daughter Cards

Features

- Soldered MAX24000-Series Device for Best Signal Integrity
- SMB Connectors For Easy Connectivity
- Connectors and Termination for Input Clock Signals
- On-Board Crystal, XO and TCXO Components for Use as Reference Clocks
- Footprints to Support Both 5x7mm and 3x5mm Oscillators
- External Oscillator Testing Support
- 4 Software Configurable Device Status LEDs and Header Pins
- Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs
- Windows®-Based Application Software Provides Easy GUI-Based Configuration and Monitoring of Most Common Device Features and Register Level Access to Entire Device Register Set
- Software Support for Creating and Running Configuration Scripts Saves Time During Evaluation and System Design

Minimum System Requirements

- PC Running Windows® XP or Windows® 7
- Display with 1024x768 Resolution or Higher
- Available USB Port

Ordering Information

PART NUMBER	DESCRIPTION
MAX24210EVKIT	Evaluation Kit for MAX24205 and MAX24210 5- or 10-Output Any-Rate Timing ICs
MAX24310EVKIT	Evaluation Kit for MAX24305 and MAX24310 5- or 10-Output Any-Rate Timing ICs with Internal EEPROM
MAX24410EVKIT	Evaluation Kit for MAX24405 and MAX24410 5- or 10-Output Any-Rate Clock Multipliers
MAX24510EVKIT	Evaluation Kit for MAX24505 and MAX24510 5- or 10-Output Any-Rate Clock Multipliers with Internal EEPROM
MAX24610EVKIT	Evaluation Kit for MAX24605 and MAX24610 5- or 10-Output Any-Rate Line Card Timing ICs
MAX24710EVKIT	Evaluation Kit for MAX24705 and MAX24710 5- or 10-Output Any-Rate Line Card Timing ICs with Internal EEPROM



Table of Contents

1.	OVERVIEW	4
2.	BOARD FLOORPLAN AND CONFIGURATION	4
2.1	POWER SUPPLY CONNECTION	5
2.2	USB CONNECTION	
2.3	HARDWARE CONFIGURATION SETTINGS	
	3.1 Power Supply	5
	 3.2 Reset and Microprocessor 3.3 Master Clock Oscillator 	
	3.4 Input Clocks	
	3.5 Output Clocks	5
2.4	GPIO HEADER AND STATUS LEDS	10
2.5	POWER-UP CONFIGURATION FROM INTERNAL/EXTERNAL EEPROM	10
2.6	JTAG HEADER	
3.	SOFTWARE INSTALLATION	
3.1	SOFTWARE APPLICATION INSTALLATION	11
3.2	USB VIRTUAL COMPORT DEVICE DRIVER INSTALLATION	
3.3	COMMAND LINE OPTIONS	
4.	SOFTWARE APPLICATION OVERVIEW	12
4.1	Main Menu	
4.2	APLL CONFIGURATION MENU	
4.3	OUTPUT CLOCK CONFIGURATION MENU	
4.4	DPLL MASTER CLOCK CONFIGURATION MENU	19
4.5	DPLL CONFIGURATION MENU	20
4.6 4.7	DPLL INPUT CLOCK CONFIGURATION MENU Power Meter Menu	
4.7	VO PIN CONFIGURATION MENU	
4.9	EEPROM MENU	
4.10		
4.1		
4.	11.1 Configuration Log File	27
4.	11.2 Configuration Scripts	
5.	EVKIT ERRATA	30
6.	REVISION HISTORY	30
7.	BILL OF MATERIALS	31
8.	SCHEMATICS	34



List of Figures

Figure 1. MAX24000-series EVKIT Rev B Board Floorplan	4
Figure 2. EVKIT Software Main Menu - MAX24310 Rev A1	
Figure 3. Input Clock Frequency Calculator Menu	.13
Figure 4. APLL1 Output Frequency Calculator Menu	
Figure 5. APLL1 Configuration Menu	
Figure 6. Output Clock Configuration Menu	
Figure 7. DPLL Master Clock Configuration Menu	.19
Figure 8. DPLL Configuration Menu	.20
Figure 9. DPLL Input Clock Configuration Menu	.21
Figure 10. Power Meter Menu, Estimated Mode	
Figure 11. Power Meter Menu, Measured Mode	.23
Figure 12. I/O Pin Configuration Menu	.24
Figure 13. EEPROM Menu	.25
Figure 14. Register View Menu	.26
Figure 14. EVKIT Bill of Materials	.31
Figure 14. EVKIT 50MHz Crystal Daughter Card Bill of Materials	.34
Figure 14. EVKIT 49.152MHz Crystal Daughter Card Bill of Materials	.34

List of Tables

Table 1. Power Supply Hardware Configuration	.6
Table 2. Reset and Microprocessor Hardware Configuration	
Table 3. Master Clock Oscillator Hardware Configuration	.7
Table 4. MCLKOSC Source Selection Jumper Settings	.8
Table 5. Input Clock Hardware Configuration	.9
Table 6. Input Clock Differential/Single-Ended Mode Selection Jumper Settings	.9
Table 7. Output Clock Hardware Configuration	10
Table 8. MAX24000-Series EVKIT External EEPROM Options	10



1. Overview

This document covers the revision B assembly of the MAX24000-series Evaluation Kit board.

2. Board Floorplan and Configuration

Figure 1. MAX24000-series EVKIT Rev B Board Floorplan





When the board is oriented as shown in Figure 1, the MAX24000-Series device is located in the middle of the board, the input clock connectors are on the left side, and the output clock connectors are above, to the right and below the device. USB and power supply connectors are located in the top left corner of the board.

2.1 Power Supply Connection

The EVKIT board is powered via connector J3 using the provided AC-wall-plug 5V power supply. LED DS1 illuminates to indicate that the board is powered.

2.2 USB Connection

The Windows®-based MAX24000-series EVKIT software communicates to the board via USB connector J4.

2.3 Hardware Configuration Settings

2.3.1 Power Supply

The EVKIT provides several options for evaluating device performance with respect to power supply configuration. Table 1 summarizes the EVKIT power supply related hardware connectors and functionality.

2.3.2 Reset and Microprocessor

The EVKIT provides a momentary switch reset button that can be used to perform a hardware reset of the board. Additionally, the board has a USB connector for interfacing the EVKIT's microcontroller to the host PC running the EVKIT software. Table 2 summarizes the EVKIT reset and microprocessor related hardware connectors and functionality.

2.3.3 Master Clock Oscillator

The EVKIT provides several options for driving the MAX24000-Series device's MCLKOSC input from either an onboard oscillator or an external source. Table 3 summarizes the EVKIT master clock oscillator related hardware configuration connectors and functionality. Table 4 summarizes how to configure the EVKIT jumpers to select each MCLKOSC source.

2.3.4 Input Clocks

The EVKIT IC1 and IC2 inputs can be configured to accept either a differential or single-ended signal. When configured as a differential input, that input can be configured as either AC coupled or DC coupled. Table 5 summaries the EVKIT input clock related hardware connectors and functionality. Table 6 summarizes how to configure the EVKIT jumpers for either a differential or single-ended input.

2.3.5 Output Clocks

The EVKIT supports evaluation of all MAX24000-Series device output clocks using SMB connectors. Table 7 summarizes the EVKIT output clock related hardware connectors.

The EVKIT MAX24xxx output clock termination circuits are shown on schematic sheet 11. Common termination options can be evaluated by populating the appropriate components. The EVKIT is provided with output clocks OC1P/N through OC8P/N configured as DC-coupled differential CML, OC9P/N and OC10P/N configured as dual single-ended CMOS.



Table 1. Power Supply Hardware Configuration

J3 Power jack Connected to 5V 3 SV power input TP2 Testpoint 3 Testpoint for 5V power input TP3 Testpoint 3 Testpoint for 5V power input GND Testpoint 3 Testpoint for 5V power input GND Testpoint 3 Ground testpoints: Reference JMP1 3 pin jumper 2-3: V3 3DIG pin. This pin can be connected to the board's main 33 supply (V8.3) supply or the device's APLLs and X0. JMP2 3 pin jumper 2-3: V1 8 DIG pin. This pin can be connected to the obard's main 33 supply (V8.3) supply (V7.4) g.D) or to a separately regulated 33 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 supply (V7.4) g.D) or to a separately regulated 18 s	SILK SCREEN REFERENCE	DEVICE/ FUNCTION	BASIC SETTING	SCHEMATIC PAGE	DESCRIPTION
TP3 Testpoint 3 Testpoint 3/Supply 9/3 3 GND Testpoint 3 Testpoint S/Reference designators are not shown, GND designators are not shown, GND device MDD ADC 18 and MDD CC 18 power pins. These pins can be connected to a separately regulated 1.8V supply (VI 8.0) to to a separate			Connected to 5V		
GND Testpoint Ground testpoints: Reference designation is used instead JMP1 3 pin jumper 2-3: V3_3DIG jumpered to V3_3 Selects source of device VD33 power pin can be connected to the boards main 3.3V supply (V3_3) or to a separately regulated 3.3V supply (V3_3) or to a separately regulated 3.3V supply (V3_3) or to a separately regulated 3.3V supply (V1_8, D) or to a separately regulated 3.3V supply (V1_8, D) or to a separately regulated 1.3V supply for the device's APLLs, XO and outputs. One and only one of the following jumper placements should be used on each 10-pin header. J (VDDOC) J8 (VDDOD) J9 (VSENSEO) 10 pin header, power selection Jumper pin 7+8 6 J10 pin header, power selection	TP2	Testpoint			
GND Testpoint 3 designation is used instead JMP1 3 pin jumper 2-3: V3_3DIG jumpered to V3_3 Selects source of device VD33 power pin. This pin can be connected to the separately regulated 3.3V supply (V3_3) or to a separately regulated 3.3V supply (V3_3) or to a separately regulated 3.3V supply (V3_3) or to a separately regulated 3.3V supply (V3_3_0) or to a separately regulated 3.3V supply (V3_8, D) or to a separately regulated 3.3V supply (V3_8, D) or to a separately regulated 3.3V supply (V3_8, D) or to a separately regulated 1.8V supply (V1_8, D) or	TP3	Testpoint		3	Testpoint for 3.3V supply V3_3
JMP1 3 pin jumper JMP2 3 pin jumper J (VDDOA) J6 (VDDOA) J6 (VDDOB) J7 (VDDOC) J8 (VDDOD) J8 (VDDOD) J0 pin header, power selection with current measurement JUMP2 10 pin header, power selection with current measurement TP.VDDOA Power Testpoint TP.VDDOA Power Testpoint TP.VDDOA Power Testpoint TP.VDDOB Power Testpoint TP.VDD_DIG_18 Power Testpoint TP.VDD_DIG_18 POWERD					Ground testpoints. Reference
JMP13 pin jumper2-3: V3_3 DIG jumpered to V3_3Selects source of device VDD3 power pin. This pin can be connected to the board's main 3.3V supply for the device's APLLs and XO.JMP23 pin jumper2-3: VI_8_DIG jumpered to VI_8_DSelects source of device VDD_18, VDD_DIG_18 and VDD_C_18 power pins. These pins can be connected to a separately regulated 1.8V supply (VI_8_D) or to a separately (VI_8_0) or to a	GND	Testpoint		3	designators are not shown, GND
JMP13 pin jumper2-3: V3_3 DIG jumpered to V3_3Selects source of device VDD3 power pin. This pin can be connected to the board's main 3.3V supply for the device's APLLs and XO.JMP23 pin jumper2-3: VI_8_DIG jumpered to VI_8_DSelects source of device VDD_18, VDD_DIG_18 and VDD_C_18 power pins. These pins can be connected to a separately regulated 1.8V supply (VI_8_D) or to a separately (VI_8_0) or to a					designation is used instead
JMP13 pin jumper2-3: V3_3D/G (V3_3)pin. This pin can be connected to the boards main 3.3 y supply (V3.3) or to a separately regulated 3.3 y supply (A3.4 y supply					
JMP13 pin jumperjumpered to V3_34boards main 3.3V supply (V3, 3) or to a separately regulated 3.3V supply (V3, 3) or to a separately regulated 3.3V supply (V1, 3, 0) or to a se			2-3: V3 3DIG		
JMP23 pin jumperV3_3separately regulated 3.3V supply for the device's APLLs and XO.JMP23 pin jumper2-3: VI_8_DIG jumpered to VI_8_D5Selects source of device VDD_18, VDD_C18 and VDD_CC_18 power digital 1.8V supply (VI_8_D) or to a separately regulated 1.8V supply (VI_8_D) (VI_8_	JMP1	3 pin jumper	jumpered to	4	board's main 3.3V supply (V3 3) or to a
JMP23 pin jumper2-3: VI.8_DIG jumpered to VI_8_DSelects source of device VDD 18, VD_DIG_18 and VD_OC_18 power pins. These pins can be connected to a digital 1.8V supply (V1_8_D) or to a separately regulated 1.8V supply for the device's APLLs, X0 and outputs.J5 (VDDOA) J6 (VDDOB)10 pin header, power selectionJumper pins 7+86Selects ource of the following jumper placements should be used on each 10-pin header. 1-2 Connects VDDOx to V1.8 Dig 5-4 Connects VDDOx to V1.8 Dig 5-6 Connects VDDOx to V1.8 Dig 5-6 Connects VDDOx to V3.3 9-10 VDDOx to VSENSO (see J9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86Used to power any of VDDO(AS, C, D) when the VSENSO to V1.5 3-4 Connects VSENSO to V1.8 Dig 5-6 Connects VSENSO to V					
JMP23 pin jumper2-3: VI_8_DIG jumpered to VI_8_DSelects source of device VDD_18, VDD_DIG_18 and VDD_OC_18 power pins. These pins can be connected to a digital 1.8% supply (VI_8_D) or to a separately regulated 1.8% supply for the device's APLLs, X0 and outputs.J5 (VDDOA) J6 (VDDOB)10 pin header, power selectionJumper pins 7+86One and only one of the following jumper placements should be used on each 10-pin header: 1-2 Connects VDDX to V1.5 3-4 Connects VDDX to V1.5 3-4 Connects VDDX to V2.5 7-8 Connects VSENSO (see 19)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+8610 pin header, power selection with current measurementJumper pin 7+86110 pin header, power selection with current measurementJumper pin 7+86110 pin header, power selection with current measurementJumper pin 7+86110 pin header, power selection with current measurementJumper pin 7+86111tevice VDDOX to VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V3.3 9-10 not used111Power Testpoint14device VDDOA pin device VDDOA pin112Power Testpoint14device VDDOA pin device VDDOA pin114Power Testpoint14VD_APLL1_18, VD_D APLL2_18, VD_D APLL1_13, VD_D_APLL2_33, VD_APLL2_33, VD_APL12_33, VD_APL2_33, VD_APL2_33,			_		
JMP23 pin jumper2-3, V_0 = 0.0G jumpered to VI_8_D5pins: These pins can be connected to a digital 1.8V supply (VI_8_D) or to a separately regulated 1.8V supply for the device's APLLs, X0 and outputs.J5 (VDDOA) J6 (VDDC)10 pin header, power selectionJumper pins 7+86One and only one of the following jumper placements should be used on each 10 pin header: 					
JMP23 pin jumper2-3, V_0 = 0.0G jumpered to VI_8_D5pins: These pins can be connected to a digital 1.8V supply (VI_8_D) or to a separately regulated 1.8V supply for the device's APLLs, X0 and outputs.J5 (VDDOA) J6 (VDDC)10 pin header, power selectionJumper pins 7+86One and only one of the following jumper placements should be used on each 10 pin header: 1-2 Connects VDDCX to V1.5 3-4 Connects VDDCX to V1.5 5-6 Connects VDDCX to V2.5 7-8 Connects VDDCX to V2.5 7-8 Connects VDDCX to V2.5 7-8 Connects VDDCX to V3.3 9-10 VDDOA to VSENSO (see J9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86Benefit (See Stresson) 3-4 Connects VDDCX to V3.3 9-10 VDDOA to VSENSO (see J9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86Benefit (See Stresson) 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOA pin voto C pinTP.VDDDDPower Testpoint14device VDDOA pin VDDAPLL1_18, VDD_APLL2_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_13, VDD_0C_13, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_18, VDD_0C_233device pins: VD_0A VD_0A VDEX					
JWP23 pin jumper a spin jumper Jumper J (VD0A)Jumper VI_8_D5aigital 1.8V supply (V1_8_D) or to a separately regulated 1.8V supply for the device's APLLs, XO and outputs.J5 (VDDOA) J6 (VDDOD)10 pin header, power selectionJumper pins 7+86One and only one of the following jumper placements should be used on each 10-pin header: 1-2 Connects VDDOx to V1.5 3-4 Connects VDDOx to V1.5 3-4 Connects VDDOx to V1.5 3-4 Connects VDDOx to V2.5 7-8 Connects VDDOx to V2.5 7-8 Connects VDDOx to V2.5 7-8 Connects VDDOx to V3.3 9-10 VDDOx to VSENSO (see J9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86Used to power any of VDDO(AB,C,D) when the VSENSO (see J9) Used to power any of VDDO(AB,C,D) when the VSENSO to V1.8Dig 5-6 Connects VSENSO to V1.3 3-4 Connects VSENSO to V1.3Dig 5-6 Connects VSENSO to V1.3Dig 5-7.8 Connects VSENSO to V1.3Dig 5-6 Connects VSENSO to V1.3Dig 5-7.8 Connects VSENSO to V1.3Dig 5-8 Connects VSENSO to V1.3Dig 	11 (2)			_	
VI_0_DSeparately regulated 1.8V supply for the device's APLLs, XO and outputs.J5 (VDDOA) J6 (VDDOB) J3 (VDDOC)10 pin header, power selectionJumper pins 7+86One and only one of the following jumper placements should be used on each 10-pin header: 1-2 Connects VDDOx to V1.8 Dig 3-4 Connects VDDOx to V1.8 Dig 3-6 Connects VDDOx to V2.5 7-8 Connects VDDOX to V1.5 3-4 Connects VDENSO (see J9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86J10 pin header, power selection with current measurementJumper pin 7+86TP. VDDOA TP. VDDOAPower Testpoint14TP. VDDOB TP. VDDODPower Testpoint14TP. VDDOD TP. VDD_DIG_18Power Testpoint14TP. VD_A VDD_APower Testpoint14TP. VD_B VDD_APower Testpoint14TP. VD_B VD_B VD_A	JMP2	3 pin jumper		5	
J5 (VDDOA) J6 (VDDOB) J7 (VDDC) J8 (VDDOD)10 pin header, power selectionJumper pins 7+86One and only one of the following jumper placements should be used on each 10-pin header: 1-2 Connects VDDOx to V1.5 3-4 Connects VDDOx to V1.5 3-4 Connects VDDOx to V1.5 3-4 Connects VDDOx to V2.5 7-8 Connects VDDOx to V2.5 7-8 Connects VDDOx to V3.3 9-10 VDDox to V5ENSO (see J9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86Used to power any of VDDO(AB,C,D) used to power any of VDDO(AB,C,D) used to power any of VDDO(AB,C,D) used to power any of VDDO(AB,C,D) jumper placements should be used: 1-2 connects VSENSO to V1.8 Dig 5-6 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOApinTP.VDDOCPower Testpoint14device VDDOApinTP.VDDODPower Testpoint14device VDDOD pinTP.VDD_APower Testpoint14device VDDOD pinTP.VDD_DIG_18Power Testpoint14device pins: VDD_ABLL1_18, VDD_NO_18, VDD_NO_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_ABLL2_33, VDD_ABLL2_33, VDD_ABLL2_33, VDD_ABLL2_33, VDD_ABLL2_33,			V1_8_D		
J5 (VDDOA) J6 (VDDOB)10 pin header, power selectionJumper pins 7+86Cne and only one of the following jumper placements should be used on each 10-pin header: 1-2 Connects VDDOx to V1.5 3-4 Connects VDDOx to V1.8Dig 5-6 Connects VDDOx to V2.5 7-8 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V2.5 7-8 Connects VSENSO to V2.5 7-8 Connects VSENSO to V1.3Dig 5-6 Connects VSENSO to V2.5 7-8 Connects VSENSO to V2.5 					
J5 (VDDOA) J6 (VDDOB) J7 (VDDOC)10 pin header, power selectionJumper pins 7+86jumper placements should be used on each 10-pin header: 1-2 Connects VDDOx to V1.5 3-4 Connects VDDOx to V1.5 3-4 Connects VDDOx to V2.5 7-8 Connects VDDOx to V2.5 7-8 Connects VDDOx to V3.3 9-10 VDDOx to VSENSO (see J9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86Used to power any of VDDO(A.B.C.D.) when the VSENSO (see J9) Used to power any of VDDO(A.B.C.D.) when the VSENSO to V1.5 3-4 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V2.5 7-8 Conn					
J5 (VDDOA) J6 (VDDOC) J8 (VDDOD)10 pin header, power selectionJumper pins 7+86each 10-pin header: 1-2 Connects VDDOx to V1.5 3-4 Connects VDDOx to V1.5 5-6 Connects VDDOx to V3.3 9-10 VDDOx to VSENSO (see J9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86Used to power any of VDDO[A,B,C,D] when the VSENSO jumper position of J5,/6,J7 or J9 is selected. One and only one of the following jumper placements should be used: 1-2 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V3.3 9-10 not usedTP. VDDOAPower Testpoint14device VDDOA pinTP. VDDOCPower Testpoint14device VDDOB pinTP. VDDODPower Testpoint14device VDDO pinTP. VDD_APower Testpoint14device pins: VDD_APLL2_18, VDD_APLL2_18, VDD_N2TP. VDD_DIG_18Power Testpoint14WD_APLL2 VD_APLL2_33, VDD_APLL2_33, VD_APLL2_33, VD_APLL2_33, VD_APLL2_33, VD_APLL2_33, VD_APLL2_33, VD_APLL2_33,					
J6 (VDDOB) J7 (VDDOC) J8 (VDDOD)10 pin header, power selectionJumper pins 7+861-2 Connects VDDOx to V1.5 3-4 Connects VDDOx to V1.8Dig 5-6 Connects VDDOx to V2.5 7-8 Connects VDDOx to V2.5 7-8 Connects VDDOX to V2.5 (VSENSEO)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+861-2 Connects VDDOX to V2.5 7-8 Connects VDDOX to V3.3 9-10 VDDOX to VSENSO (see J9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+861-2 Connects VSENSO (see J9)TP.VDDOAPower Testpoint14device VDOA pin 12 Connects VSENSO to V1.8Dig 3-4 Connects VSENSO to V2.5 7-8 Connects VSENSO to V2.5 7-8 Connects VSENSO to V2.5 7-8 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOA pin device VDDOA pinTP.VDDOPower Testpoint14device VDDOA pin device VDDOA pinTP.V1_8_ANA_FPower Testpoint14device VDDOA pin device VDDO pin device pins: VDD_APILL_18, VDD_APIL2_18, VDD_N2 18TP.VDD_DIG_18Power Testpoint14VD_APIL2_18, VDD_018TP.V3_3_ANA_FPower Testpoint14VD_APIL2_33, VD_AVIL_33,	J5 (VDDOA)				
J7 (VDDOC) J8 (VDDOD)selectionpins 7+8b3-4 Connects VDDOx to V1.8Dig 5-6 Connects VDDOx to V2.5 7-8 Connects VDDOx to V3.3 9-10 VDDOx to VSENSO (see .9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+8Used to power any of VDDO[A,B,C,D] when the VSENSO [umper position of J5,J6,J7 or J9 is selected. One and only one of the following jumper pastenents should be used: 1-2 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOBPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device VDDOA pinTP.V1_8_ANA_FPower Testpoint14device VDOC pinTP.VDD_DIG_18Power Testpoint14device pins: VDD_APLL1_18, VDD_NOL8,C,D]TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL2_33, VDD_APLL1_33, VDD_APLL1_33, VDD_APLL1_33, VDD_APLL2_33, VDD_APLL2_33, VDD_APLL2_33, VDD_APLL2_33, VDD_APLL2_33, VDD_APLL2_33,		10 pin header, power	Jumper		
J8 (VDDOD)5-6 Connects VDDOx to V2.5 7-8 Connects VDDOx to V3.3 9-10 VDDOx to VSENSO (see J9)J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+8Used to power any of VDDO[A,B,C,D] when the VSENSO jumper position of J5,J6,J7 or J9 is selected. One and only one of the following jumper placements should be used: 1-2 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 9-10 not usedTP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOBPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device pins: VDD_APLL1_18, VDD_XO_18, VDDIO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14device pins: VDD_APLL1_18, VDD_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL1_33, VDD_APLL2_33,				6	
J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+867-8 Connects VDDOx to VSENSO (see J9) Used to power any of VDDO[AB,C,D] when the VSENSO jumper position of J5,J6,J7 or J9 is selected. One and only one of the following jumper placements should be used: 1-2 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOBPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device VDDOA pinTP.V1_8_ANA_FPower Testpoint14device VDDOA pinTP.VDD_DIG_18Power Testpoint14device pins: VDD_APLL2_18, VDD_APLL2_18, VDD_NC_18, VDD_APLL2_33, VDD_APLL1_33, VDD_APLL1_33, VDD_APLL2_33, VDD_APLL2_33, VDD_AQ_33			P		
J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+8Used to power any of VDDO[A,B,C,D] when the VSENSO jumper position of J5,J6,J7 or J9 is selected. One and only one of the following jumper placements should be used: 1-2 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V2.5 7-8 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOCPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device VDDOA pinTP.VDD_DIG_18Power Testpoint14device VDDOA pinTP.VDD_DIG_18Power Testpoint14VD_APLL1_18, VDD_N_18, VDD_018TP.V3_3_ANA_FPower Testpoint14VD_APLL2_33, VDD_APLL2_33, VDD_APLL2_33, VDD_AV_3					
J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86Used to power any of VDDO[A,B,C,D] when the VSENSO jumper position of J5,J6,J7 or J9 is selected. One and only one of the following jumper placements should be used: 1-2 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOApinTP.VDDOBPower Testpoint14device VDDOA pinTP.VDDOCPower Testpoint14device VDDOA pinTP.VDDODPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device VDDOD pinTP.VDL_8_ANA_FPower Testpoint14device pins: VD_APLL2_18, VDD_APLL2_18, VDD_APLL2_18, VDD_APLL2_18, VDD_APLL2_18, VDD_0[A,B,C,D]TP.VD_DDIG_18Power Testpoint14VD_OC_18, VDD_0[A,B,C,D]TP.V3_3_ANA_FPower Testpoint14device pins: VD_APLL1_33, VDD_APLL2_33, VDD_APLL2_33, VDD_AO_33					
J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86when the VSENSO jumper position of J5,46,J7 or J9 is selected. One and only one of the following jumper placements should be used: 1-2 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V2.5 7-8 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP. VDDOAPower Testpoint14device VDDOA pinTP. VDDOBPower Testpoint14device VDDOB pinTP. VDDOCPower Testpoint14device VDDOB pinTP. VDDODPower Testpoint14device VDDOD pinTP. VDDODPower Testpoint14device VDDOD pinTP. VDD_APLL2_18, VDD_APLL2_18, VDD_APLL2_18, VDD_AD_16_118VDD_APLL2_18, VDD_ADLVDD_APLL2_18, VDD_ADLTP. VJ_3_3_ANA_FPower Testpoint14device pins: VDD_APLL2_18, VDD_D16_18, VDD_D16_13, VDD_ADL_13, VDD_ADL_3, VDD_ADL_233, VDD_ADL_233, VDD_ADL_233, VDD_ADL_233, VDD_ADL_233, VDD_ADL_233, VDD_AD_233					
J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+8AJ5,J6,J7 or J9 is selected. One and only one of the following jumper placements should be used: 1-2 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOBPower Testpoint14device VDDOB pinTP.VDDOCPower Testpoint14device VDDOB pinTP.VDDODPower Testpoint14device VDDO pinTP.VDDAPower Testpoint14device VDDO pinTP.VD_APower Testpoint14device vDDOD pinTP.VD_DODPower Testpoint14device vDDOD pinTP.VD_BPower Testpoint14device vDDOD pinTP.VD_BPower Testpoint14device pins: VDD_APILL2_18, VDD_N2_18, VDD_N2_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_18, VDD_0_148, VDD_0_18, VDD_0_148, VDD_0_18, VDD_0_148, VDD_0_18, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_148, VDD_0_0_148, VDD_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_					when the VSENSO jumper position of
J9 (VSENSEO)10 pin header, power selection with current measurementJumper pin 7+86One and only one of the following jumper placements should be used: 1-2 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOApinTP.VDDOBPower Testpoint14device VDDOB pinTP.VDDOCPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device VDDOD pinTP.V1_8_ANA_FPower Testpoint14device pins: VDD_APLL1_18, VDD_APLL2_18, VDD_AO_18, VDD_OD_18TP.VD_DDIG_18Power Testpoint14device pins: VDD_APLL2_33, VDD_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL1_33, VDD_APLL1_33, VDD_APLL1_33, VDD_AS_3					
J9 (VSENSEO)10 plin fleader, power selection with current measurementJumper pin 7+86jumper placements should be used: 1-2 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V2.5 7-8 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOBPower Testpoint14device VDDOC pinTP.VDDOCPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device vDDOC pinTP.VDDODPower Testpoint14device pins: VDD_APLL2_18, VDD_APLL2_18, VDD_APLL2_18, VDD_APLL2_18, VDD_OC_18, VDD_DO_18TP.VDD_DIG_18Power Testpoint14device pins: VDD_APLL2_13, VDD_APLL2_33, VDD_APLL2_33, VDD_APLL2_33, VDD_APLL2_33, VDD_APL233					
J9 (VSENSEO)Selection With Current measurementpin 7+861-2 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.5 3-4 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V2.5 7-8 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOBPower Testpoint14device VDDOE pinTP.VDDOCPower Testpoint14device VDDOE pinTP.VDDDDPower Testpoint14device VDDOD pinTP.V1_8_ANA_FPower Testpoint14device vDDOE pinTP.VDD_DIG_18Power Testpoint14VDD_APLL1_18, VDD_NETTP.V3_3_ANA_FPower Testpoint14VDD_APLL1_33, VDD_APLL1_33, VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33			Jumper		
TP.VDDOAPower Testpoint3-4 Connects VSENSO to V1.8Dig 5-6 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOBPower Testpoint14device VDDOB pinTP.VDDOCPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device VDDOD pinTP.VDDODPower Testpoint14device vDDOD pinTP.V1_8_ANA_FPower Testpoint14device pins: VDD_APLL2_18, VDD_XO_18, VDDIO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14VDD_C_18, VDD_0C_18, VDD_0C_18, VDD_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33	J9 (VSENSEO)			6	
TP.VDDOAPower Testpoint145-6 Connects VSENSO to V2.5 7-8 Connects VSENSO to V3.3 9-10 not usedTP.VDDOBPower Testpoint14device VDDOA pinTP.VDDOCPower Testpoint14device VDDOB pinTP.VDDODPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device VDDOD pinTP.VDDODPower Testpoint14device VDDOD pinTP.V1_8_ANA_FPower Testpoint14device pins: VDD_APLL2_18, VDD_APLL2_18, VDD_NO_18, VDDIO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14VDD_APLL2_18, VDD_OC_18, VDD_IG_18, VDD_NO_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL2_33, VDD_APLL2_33, VDD_XO_33		measurement	p		
TP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOBPower Testpoint14device VDDOB pinTP.VDDOCPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device VDDOD pinTP.VDDODPower Testpoint14device VDDOD pinTP.V1_8_ANA_FPower Testpoint14device pins: VDD_APLL1_18, VDD_APLL2_18, VDD_XO_18, VDD_IO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14VDD_OC_18, VDD_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL1_33, VDD_XO_33					
TP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOBPower Testpoint14device VDDOB pinTP.VDDOCPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device VDDOD pinTP.VDDODPower Testpoint14device pins:VDD_APLL1_18,VDD_APLL2_18,VDD_APLL2_18,VDD_DIG_18Power Testpoint14VDD_OC_18,TP.V3_3_ANA_FPower Testpoint14VDD_APLL1_33,TP.V3_3_ANA_FPower Testpoint14VDD_APLL1_33,TP.V3_3_ANA_FPower Testpoint14VDD_APLL2_33,VDD_APLL2_33,VDD_APLL2_33,VDD_APLL2_33,					
TP.VDDOAPower Testpoint14device VDDOA pinTP.VDDOBPower Testpoint14device VDDOB pinTP.VDDOCPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device VDDOD pinTP.V1_8_ANA_FPower Testpoint14device pins: VDD_APLL2_18, VDD_APLL2_18, VDD_XO_18, VDDIO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14VDD_OC_18, VDD_NC_18, VDD_DIG_18, VDD_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL1_33, VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33					
TP.VDDOBPower Testpoint14device VDDOB pinTP.VDDOCPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device VDDOD pinTP.V1_8_ANA_FPower Testpoint14VD_APLL1_18, VD_APLL2_18, VDD_XO_18, VDD_IO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14VD_OC_18, VDD_IG_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_18, VDD_IS_13, VD	TP.VDDOA	Power Testpoint		14	
TP.VDDOCPower Testpoint14device VDDOC pinTP.VDDODPower Testpoint14device VDDOD pindevice pins:VDD_APLL1_18,VDD_APLL2_18,VDD_XO_18,VDD_XO_18,VDDIO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14TP.V3_3_ANA_FPower Testpoint14TP.V3_3_ANA_FPower Testpoint14				14	
TP.VDDODPower Testpoint14device VDDOD pinTP.V1_8_ANA_FPower Testpoint14VDD_APLL1_18, VDD_APLL2_18, VDD_XO_18, VDDIO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14VDD_CC_18, VDD_OC_18, VDD_DIG_18, VDD_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL2_33, VDD_APLL2_33, VDD_XO_33					
TP.V1_8_ANA_FPower Testpoint14VD_APLL1_18, VD_APLL2_18, VDD_XO_18, VDDIO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14VD_OC_18, VDD_IG_18, VDD_18TP.V3_3_ANA_FPower Testpoint14VD_APLL1_33, VD_APLL1_33, VDD_APLL2_33, VDD_XO_33		-			
TP.V1_8_ANA_FPower Testpoint14VDD_APLL1_18, VDD_APLL2_18, VDD_XO_18, VDDIO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14device pins: VDD_OC_18, VDD_IG_18, VDD_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33	-				
TP.V1_8_ANA_FPower Testpoint14VDD_APLL2_18, VDD_XO_18, VDDIO[A,B,C,D]TP.VDD_DIG_18Power Testpoint14device pins: VDD_OC_18, VDD_DIG_18, VDD_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33					
TP.VDD_DIG_18Power Testpoint14VDD_XO_18, VDDIO[A,B,C,D]TP.VDD_DIG_18VD_OCC_18, VDD_DIG_18, VDD_18VDD_OC_18, VDD_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33	TP.V1 8 ANA F	Power Testpoint		14	
TP.VDD_DIG_18Power Testpoint14VDD_OC_18, VDD_DIG_18, VDD_18TP.V3_3_ANA_FPower Testpoint14device pins: VDD_018TP.V3_3_ANA_FPower Testpoint14VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33				-	VDD XO 18,
TP.VDD_DIG_18 Power Testpoint 14 device pins: VDD_OC_18, VDD_DIG_18, VDD_18 TP.V3_3_ANA_F Power Testpoint 14 device pins: VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33					
TP.VDD_DIG_18 Power Testpoint 14 VDD_OC_18, VDD_DIG_18, VDD_18 TP.V3_3_ANA_F Power Testpoint 14 device pins: VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33					
TP.V3_3_ANA_F Power Testpoint 14 VDD_DIG_18, VDD_18 TP.V3_3_ANA_F Power Testpoint 14 VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33		Dower Tests		4 4	VDD OC 18,
TP.V3_3_ANA_F Power Testpoint 14 VDD_18 14 VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33 VDD_APLL2_33,		rower restpoint		14	VDD_DIG_18,
TP.V3_3_ANA_FPower Testpoint14VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33					
TP.V3_3_ANA_FPower Testpoint14VDD_APLL1_33, VDD_APLL2_33, VDD_XO_33					device pins:
VDD_APLL2_33, VDD_XO_33		Dowor Testasist		14	
VDD_XO_33	1P.V3_3_ANA_F	Power Testpoint		14	
TP VDD33 Power Testooint 14 device VDD 33 pin					
	TP.VDD33	Power Testpoint		14	device VDD_33 pin



Table 2. Reset and Microprocessor Hardware Configuration

SILK SCREEN REFERENCE	DEVICE/ FUNCTION	BASIC SETTING	SCHEMATIC PAGE	DESCRIPTION
J4	USB connector	Connected to PC	8	Connects EVKIT to host computer
J1	Bus Connector	Not used	8	Can be used to interact with an external PCB (as either data source or sink)
J14 + DS2,3,4,5	Test points + LED	Not used	8	User I/O pins on microcontroller
SW1	Reset	Not used	8	The PCB receives a power on reset, and subsequent reset is done using SW1.
J2	Debug	Not used	8	Background debug connector. Used to interface to debug pod part # USB- ML-12 from PE Micro

Table 3. Master Clock Oscillator Hardware Configuration

SILK SCREEN REFERENCE	DEVICE / FUNCTION	BASIC SETTING	SCHEMATIC PAGE	DESCRIPTION
J53	Header, Power	1-2	9	Provides power to oscillator sites 1-2 powers Y7 3-4 powers Y8 5-6 powers Y9
J44 J46	Header, SMB connector	7-8	9	Selects clock source for UB22 J44 3-4 selects Y9 J44 5-6 selects Y8 J44 7-8 selects Y7 J44 2-4 can be used to route Y7 or Y8 clock signal to SMB J46 J44 1-3, 2-4 can be used to route Y9 to SMB J46
JMP28	3 pin jumper	2-3	9	Selects source for device MCLKOSCP/N pins. This revision of the EVKIT does not support MCLKOSCP/N differential options Y6 and J33/J41, and single- ended option J33. JMP28 should always be set to positon 2-3.

Table 4. MCLKOSC Source Selection Jumper Settings

MCLKOSC Source	Jumper Settings
Y6 On-board 5x7 Differential Oscillator Site	This revision of the EVKIT does not support this option.
Y7 On-board 3x5 Single-ended Oscillator Site	JMP28 = 2-3
	J44 = 7-8
	J53 = 1-2
Y8 On-board 5x7 Single-ended Oscillator Site	JMP28 = 2-3
	J44 = 5-6
	J53 = 3-4
Y9 Oscillator Daughter Card Site	JMP28 = 2-3
	J44 = 3-4
	J53 = 5-6
J33 External Single-ended Input	This revision of the EVKIT does not support this option.
J33/J41 External Differential Input	This revision of the EVKIT does not support this option.
Not Used	JMP28 = 2-3
	J44 = Not Installed
	J53 = Not Installed



Table 5. Input Clock Hardware Configuration

SILK SCREEN REFERENCE	DEVICE / FUNCTION	BASIC SETTING	SCHEMATIC PAGE	DESCRIPTION
J22 J21	IC1POS IC1NEG		10	IC1 differential or single-ended input
JMP12 J54 JMP13 JMP14	IC1 configuration	Differential, AC Coupled: JMP12 Not Installed J54 = 5-6 JMP13 Installed JMP14 Installed	10	Used to configure IC1 as a differential or single-ended input, AC coupled or DC coupled. Refer to Table 6 for configuration options.
J27 J30	IC2POS IC2NEG		10	IC2 differential or single-ended input
JMP19 J31 JMP17 JMP18	IC2 configuratoin	Differential, AC Coupled: JMP19 Not Installed J31 = 5-6 JMP17 Installed JMP18 Installed	10	Used to configure IC2 as a differential or single-ended input, AC coupled or DC coupled. Refer to Table 6 for configuration options.

Table 6. Input Clock Differential/Single-Ended Mode Selection Jumper Settings

Input Clock	Mode	Coupling	Jumper Settings
	Differential	AC	JMP12 = Not Installed J54 = 5-6 JMP13 = Installed JMP14 = Installed
10.1	Differential	DC	JMP12 = Installed J54 = 1-2 JMP13 = Installed JMP14 = Installed
IC1	Cingle anded	AC	JMP12 = Not Installed J54 = 1-3 JMP13 = Not Installed JMP14 = Not Installed
	Single-ended	DC	JMP12 = Installed J54 = 1-3 JMP13 = Not Installed JMP14 = Not Installed
	Differential	AC	JMP19 = Not Installed J31 = 5-6 JMP17 = Installed JMP18 = Installed
IC2	Dinerentia	DC	JMP19 = Installed J31 = 1-2 JMP17 = Installed JMP18 = Installed
102	Single-ended	AC	JMP19 = Not Installed J31 = 1-3 JMP17 = Not Installed JMP18 = Not Installed
	Single-ended	DC	JMP19 = Installed J31 = 1-3 JMP17 = Not Installed JMP18 = Not Installed

SILK SCREEN REFERENCE	DEVICE/ FUNCTION	BASIC SETTING	SCHEMATIC PAGE	DESCRIPTION
J17 J18	OC1 Output		11	Output clocks, referenced to VDDOA
J15 J16	OC2 Output			
J11 J10	OC3 Output			
J12 J13	OC4 Output		11	Output clocks, referenced to VDDOB
J20 J22	OC5 Output			
J32 J28	OC6 Output			
J49 J50	OC7 Output		11	Output clocks, referenced to VDDOC
J37 J38	OC8 Output			
J48 J47	OC9 Output		11	Output clocks, referenced to VDDOD
J39 J40	OC10 Output			

Table 7. Output Clock Hardware Configuration

2.4 GPIO Header and Status LEDs

The device's bi-directional GPIO pins are available on the 10-pin header J19. The header pins are labeled for easy identification. The present states of GPIO1 through GPIO4 are indicated by LEDs DS6 through DS9, respectively.

2.5 Power-up Configuration from Internal/External EEPROM

The MAX24000-Series clock synchronization and clock synthesis devices support loading a device configuration from an EEPROM following a hardware reset. Depending on the part number, this EEPROM can be inside the device or external. Refer to the Ordering Information table on page 1 and the device data sheets for details.

The MAX24000-Series EVKIT supports evaluating this feature on all devices in the MAX24000-Series family. For devices that use an external EEPROM two options are provided. Refer to Table 8 for details. For devices with an internal EEPROM this EVKIT functionality is not used.

Table 8. MAX24000-Series EV KIT External EEP ROM Options

Option	JMP8
On-board 2048 Byte SOIC EEPROM	1-2 (SOIC)
8-Pin DIP Socket	2-3 (8-DIP)

The MAX24000-Series EVKIT software can be used to program the EEPROM based on the current GUI configuration, or from a file. Additionally, the EVKIT software can be used to save the current GUI configuration to a file that can be used to program the EEPROM with a third-party tool.

Following a hardware reset, the device configuration stored in EEPROM is loaded into the device if the device pin GPIO3/AC is high. This pin has an internal pull-up resistor. Consequently, if the pin is left floating the EEPROM configuration will be loaded following a hardware reset. Placing a jumper across header J19 pins 5 and 6 will hold GPIO3/AC low during reset and prevent the EEPROM configuration from being loaded.

2.6 JTAG Header

The device JTAG interface is available on the 10-pin header J26. The header pins are labeled with the corresponding JTAG signal names for easy identification.



3. Software Installation

EVKIT software installation consists of the following two steps:

- 1. Install the EVKIT software application
- 2. Install the EVKIT virtual COM port driver (for USB connection to the board)

The following sections describe in detail how to perform each of these steps.

3.1 Software Application Installation

At this time the EVKIT software is only supported on Windows® XP and Windows® 7 operating systems. To install the software, open the installer zip file and run **setup.exe**.

The EVKIT software requires Microsoft .NET Framework 4.0 to operate. When setup.exe is run, it checks to see if .NET 4.0 is installed on the target computer. If .NET 4.0 is not already installed, the user is prompted to download and install .NET 4.0 from Microsoft's website.

3.2 USB Virtual COM Port Device Driver Installation

After the GUI application has been installed on the PC, apply power to the EVKIT board and connect its USB port to a USB port of the PC. Then follow these steps:

- A "Found New Hardware" message will appear in the notification area of the Windows taskbar, and then the Found New Hardware Wizard will appear.
- Select No when asked if you want to connect to Windows Update to look for the driver.
- Click Next.
- Select Install from a list or specific location.
- Click Next.
- Select Search for the best driver in these locations and check include this location in the search then browse to the folder where the software was installed. The default installation folder can be reach by browsing:

Windows XP: My Computer → Program Files → Microsemi → MAX24000-Series EVKIT Windows 7: Computer → Local Disk (C:) → Program Files (x86) → Microsemi → MAX24000-Series EVKIT

Within this directory select the sub-directory **USB Driver**. The driver file is: Freescale_CDC_Driver_CMX_WIN7.inf, but Windows only needs to know the name of the folder in which to look for this file.

- Click Next.
- If a message appears indicating the software has not passed logo testing, click **Continue Anyway**.

That should complete the virtual COM port device driver installation. After following these steps, the EVKIT software should be ready to communicate with the board.



3.3 Command Line Options

The software has these command line options:

-I <filepath> specifies an alternate log file. Example: MAX24000SeriesEVKIT.exe -I "mylog.mfg"

To add command line options to the EVKIT shortcut that the installer adds to the desktop or the start menu, rightclick on the shortcut and select **Properties**. In the **Shortcut** tab, at the end of the text in the **Target** textbox, add a space followed by the command line option.

4. Software Application Overview

The EVKIT software provides an easy and interactive way to evaluate the MAX24000-Series clock synchronization and clock synthesis devices by using hierarchical menus to configure the device and monitor its status. The following sections briefly describe each of the major application menus.

Note: in each menu, when the mouse cursor is placed over a configuration or status field, more information is displayed about that field such as the associated device register(s), valid numerical range, or error information.

4.1 Main Menu

A customized main menu is displayed for each MAX24000-Series device. The **Select Device** button in the lower left corner of the menu can be used to select a specific device in the MAX24000-Series family.

The EVKIT main menu for the MAX24310 revA1 is shown in Figure 2. This menu provides an overview of the MAX24310A1 configuration and status. Additionally, it provides access to the application sub-menus that are used to perform detailed device configuration.

Device MAX24310 Rev B	1 Port COM3 (USB)		Bank A	Source APLL1 -
		Enable Polling 📄 Clear All Latched Stat	OC1 Disabled	Divisor MHz
IC1 Frequency (MHz)	DPLL Enable MC	K APLL1 Enable By	pass OC2 Disabled	
Calc 0.0000000	Sel	Ref Source IC1 +	Bank B	Source APLL1 -
Enable Pin	State DISABLED -			Divisor MHz
IC2	Phase (deg) 0.000 Prior	Uutput Freq DISABLED	alc Disabled	1 0.0000000
Frequency (MHz) Calc 0.0000000	Freq (ppm) 0.00000000 Prior		OC4 Disabled	1 0.0000000
Enable Pin	Output Freq Disabled -	Valid VCO Frequency Configuratio None - APLL is disabled		• 1 0.0000000
MCLKOSC Frequency (MHz)	🗌 Sel Ref Fall 📄 Phase Ala	m APLL2 Enable By	Bank C	Source APLL1 -
Calc 0.0000000	Phase Monitor Soft Alarm		OC6 Disabled	Divisor MHz
Crystal Oscillator	Frequency DPLL Input Status At DPLL Freque	2021	alc Disabled	1 0.0000000
Calc 0.0000000		State DISABLED	OC8 Disabled	- 1 0.0000000
Enable XIN Pin Enable XOUT Driver	1C2	Valid VCO Frequency Configuratio	Bank D	Source APLL1 -
	14 	Test Regist	ers OC9 Disabled	1 0.0000000
Select Device Cre	ate Config Script Register View	EEPROM Power Met		
EVKIT Data Sheet Ru	In Config Script View Log File	I/O Pins Disable All Ou	OC10 Disabled	1 0.0000000

Figure 2. EVKIT Software Main Menu - MAX24310 Rev B1



The major features located on the main menu are:

• **Port** list (top left)

When the program starts, a scan is performed of the computer's USB-connected virtual COM ports. Those ports connected to a MAX24000-Series EVKIT are displayed in the port list.

• **Demo Mode** checkbox (top center)

When the program starts, it is initially in Demo Mode. In Demo Mode the software is not connected to the EVKIT board. In this mode, the software can be used to investigate device configuration options. Additionally, demo mode can be used to develop a device configuration script or EEPROM configuration file. The EVKIT can be operated in demo without the need to connect a board.

When the **Demo Mode** checkbox is unchecked, the EVKIT software establishes communication with the EVKIT board through the port displayed in the **Port** box. In this mode all menu configuration changes are translated into register settings which are written to the device on the EVKIT board via the USB interface.

• Enable Polling checkbox (top center)

While the **Demo Mode** checkbox is unchecked, if the **Enable Polling** checkbox is checked, the status registers in the device are periodically polled, and the corresponding status fields in the GUI are automatically updated. While the **Enable Polling** checkbox is unchecked, device polling is suspended.

• **Reset** checkbox (top center)

This checkbox directly controls the MCR1.RST bit in the device. When this box is checked the entire device is reset to its power-on default state. If GPIO3/AC pin is high when reset is de-asserted, the device automatically configures its registers from internal or external EEPROM (depending on device part number).

• Input Clocks, Master Clock Oscillator, and Crystal Oscillator

The IC1, IC2, MCLKOSC, and Crystal Oscillator sections on the main menu are used enable these inputs and specify the signal frequency at the device pin. Simple frequencies such as 156.25MHz can be entered directly in the **Frequency** edit box. Pressing the **Calc** button launches a sub-menu similar to the one shown in Figure 3. This menu can be used to specify more complex frequencies such as 156.25MHz * (255 / 237). In this menu, the nominal frequency numerator and denominator multiplier values can be entered as either simple integer values or as a string of multiplied integer values.







APLL1 and APLL2

The MAX24000-Series devices have two independently configurable APLLs. Initially, the APLLs are disabled. The EVKIT software indicates this status by disabling the **APLLn** sub-menu button and the APLL fields on the main menu. An APLL is enabled by checking its **Enable** check box on the main menu.

The APLL input frequency is automatically determined from the APLL source selected. For output frequency, simple frequencies such as 625MHz can be entered directly in the main menu edit box. Pressing the **Calc** button launches a sub-menu similar to the one shown in Figure 4. This menu can be used to specify more complex frequencies such as 625MHz * (255 / 237).

From the specified input and output frequencies, the EVKIT software determines a list of valid configuration options and lists them in the **Valid VCO Frequency Configurations** list box. In addition the EVKIT software configures the APLL to the first option in the list. For most applications, the first setting in the list is the optimal configuration.

Pressing the **APLLn** button launches a sub-menu that can be used to configure the APLL manually. This menu can be used for detailed custom configuration of an APLL or to see the detailed settings the EVKIT software chose when configuring the APLL from the main menu.

Figure 4. APLL1 Output Frequency Calculator Menu



• Output Clocks, Bank A through Bank D

The MAX24000-Series device output clocks are divided into four banks. These banks and their associated output clocks are shown on the right side of the main menu. The source, signal format, and APLL divisor for each output clock can be specified on the main menu. Additionally, the frequency of each output clock is displayed on the main menu. The **OCn** button launches a sub-menu with additional configuration options.

• Select Device

This button launches a pop-up menu that can be used to select a specific MAX24000-Series device. When a new device is selected, the EVKIT software is customized to match that device's features and internal resources.

• User Guide

Pressing the **User Guide** button launches Adobe Acrobat Reader and opens a copy of the MAX24000-Series EVKIT data sheet (this document). Adobe Acrobat Reader must be installed for this function to work.



• Create Config Script

The **Create Config Script** button launches a sub-menu that can be used to save the current GUI configuration to a file. This file is an ASCII text file that contains the sequence of device register writes required to configure the device to match the GUI settings. Certain aspects of configuring the device require a specific initialization sequence. The configuration script created using the **Create Config Script** menu adheres to those requirements.

• Run Config Script

The **Run Config Script** button launches a sub-menu that can be used to execute a device configuration script.

• Register View

The **Register View** button launches a sub-menu that provides register-level access to all device registers.

• View Log File

The **View Log File** button launches a text editor containing the EVKIT software log file. This log file contains the history of all devices register writes performed since the application was launched.

• EEPROM

The **EEPROM** button launches a sub-menu that can be used to perform EEPROM related operations. This menu can be used to save the current GUI configuration to an EEPROM configuration file for later use by either the EVKIT software or a third-party tool. Additionally, this menu can be used to program the EVKIT EEPROM with either the current GUI configuration or an EEPROM configuration file.

• I/O Pins

The I/O Pins button launches a sub-menu that can be used to configure the device GPIO pin functionality.

• Power Meter

The **Power Meter** button launches a sub-menu that displays the device estimated and measured power consumption. Estimated power mode can be used in either demo mode or while communicating with an EVKIT board. Estimated power is based on data sheet typical and max ratings. Measured power is based on voltage and current measurements taken by the EVKIT board. Measured power mode can only be used while the EVKIT is communicating with an EVKIT board.

Note: This measured power mode only reports accurate numbers when board headers J5, J6, J7 and J8 all have jumpers in the SENSO position and header J9 has a jumper in a position other than "NA". This combination of jumper settings forces all VDDOA through VDDOD power supply voltages to be the single voltage specified by the jumper on header J9. Therefore this feature cannot be used for all possible device configurations.

• Disable All Outputs

Pressing the **Disable All Outputs** button disables all device outputs.

• DPLL

This section of the main menu is only displayed for members of the MAX24000-Series devices that contain a DPLL.

Initially, the DPLL section of the main menu is disabled. The EVKIT indicates this status by disabling the **DPLL** sub-menu button and the DPLL fields on the main menu. The DPLL is enabled by checking its **Enable** check box on the main menu.

Prior to enabling the DPLL, its master clock must be configured. This is accomplished by clicking the **MCLK** button and configuring the fields of the DPLL Master Clock sub-menu. Refer to section 4.4 for details.



MAX24000-SERIES EVALUATION KIT

The DPLL State, Sel Ref Fail, and Phase Monitor buttons represent latched status bits in the device. When the button is red, the corresponding latched status bit has been set in the device since the last time the button was pressed. Pressing the button clears the latched status bit and changes the color of the button back to green. The State button indicates the state of the DPLL has changed. Sel Ref Fail indicates the selected reference has failed. Phase Monitor indicates the phase monitor limit has been exceeded. The DPLL State, Phase, Freq, Sel Ref, Priority 1, and Priority 2 text boxes display the real-time status of the corresponding device register fields.

The lower portion of the DPLL section of the main menu has fields for the device Input Clock Block. Each input clock Status LED displays the real-time status of the input clock as reported by its input monitor. When the input clock is disabled, the LED is grey. When the input clock is enabled, the LED provides a color-coded status of the input clock's state. When a clock of the correct frequency is applied to an input, the associated LED turns yellow when activity is detected and green when the input clock frequency is found to be within range. If an input is disqualified because the DPLL could not lock to it, the LED turns magenta.

Pressing the **DPLL** button launches a sub-menu that can be used to configure the DPLL. Pressing the **IC1** or **IC2** button launches a sub-menu that can be used to configure input monitoring, scaling and dividing for the corresponding input clock.



4.2 APLL Configuration Menu

The APLL Configuration sub-menu shown in Figure 5 is accessed by pressing the **APLL1** button or the **APLL2** button on the main menu. This menu can be used for detailed custom configuration of an APLL or to see the detailed settings the EVKIT software chose when configuring the APLL from the main menu.

As shown in Figure 5, each of the Feedback Scale Factor terms (Feedback Multiplier, Fractional Numerator, and Fractional Denominator) can be entered as either simple integer values or as a string of multiplied integer values. Whenever one or more of these fields is change the software colors the **Load** button red to remind the user that the **Feedback Scale Factor** field is not updated until the button is clicked.

In this menu an APLL can be configured for pin-based input reference selection on the GPIO4/SS pin by checking the **External Switching Mode** checkbox and specifying the two references to switch between in the **APLL Source** and **Alternate APLL Source** fields.

Figure 5. APLL1 Configuration Menu

S APLL1 Configuration	
APLL Source	[IC1 •
Alternate APLL Source (for Ext Switching Mode)	[IC1 ▼
APLL Source	IC1
Input Frequency (MHz)	25.000000
Input Divider	1
PFD Frequency (MHz)	25.000000
Feedback Multiplier 325	
Fractional Numerator X 1	
Fractional Denominator / 2	
Feedback Scale Factor =	162.5000000
VCO Frequency (MHz)	4062.5000000
High-Speed Divider	6.5 🔹
APLL Output Frequency (MHz) to Output Dividers	625.0000000
External Switching Mode	
Align Output Dividers	
Close	
High-Speed Divider APLL Output Frequency (MHz) to Output Dividers External Switching Mode Align Output Dividers	6.5



4.3 Output Clock Configuration Menu

The Output Clock Configuration sub-menu shown in Figure 6 is accessed by pressing the corresponding **OCn** button on the main menu. This menu is used to configure the output clock signal format and divider values that control the frequency of the clock at the pin.



CC1 Configuration	
Invert Auto Squelch	ı
Enable Divider Alignment	
Signal Format	CML(400mV)
CMOS/HSTL Drive Strength	1x •
Source	APLL1
APLL Frequency (MHz)	625.0000000
Medium-Speed Divider	4
Low-Speed Divider	1
Output Frequency (MHz)	156.2500000
Phase Adjustment	0.0 •
Close	



4.4 DPLL Master Clock Configuration Menu

This sub-menu is only available for MAX24000-Series devices that contain a DPLL.

The DPLL master clock configuration sub-menu shown in Figure 7 is accessed by pressing the **MCLK** button on the main menu. The DPLL master clock can be either sourced directly from the MCLKOSC pins or synthesized by APLL2 from an input source. This menu is used to specify the source and configure that source to a valid master clock frequency. Once the DPLL master clock configuration is selected, press the **OK** button to initialize the DPLL master clock.

The DPLL master clock supports three methods of configuration. These methods, as well as simple step-by-step configuration instructions, are shown in the Help section at the bottom of the menu. Each set of instructions is displayed by selecting the corresponding method's radio button.

Figure 7. DPLL Master Clock Configuration Menu

👷 DPLL Master Clock 📃 📼 💌
Master Clock Source APLL2
APLL2 Output Frequency (MHz) 409.6000000
Master Clock Divider 2 💌
Master Clock Frequency (MHz) 204.8000000
APLL2 Optimization Best APLL1 output clock jitter perfromance Best APLL2 output clock jitter perfromance
Hide Help OK Cancel
Choose a Method for Providing the DPLL Master Clock
Method 1: 190-210MHz on MCLKOSC Pins
Method 2a: On-chip XO to APLL2
Method 2b: External Oscillator to APLL2
Method 2b: External Oscillator to APLL2
 In the MCLKOSC box in the main window, enable the pin and type in the frequency of the clock signal.
In the APLL2 box in the main window, enable the APLL and set Source to MCLKOSC.
 In the APLL2 box enter an output frequency between 380MHz and 420MHz. For lowest jitter, enter an integer multiple of the MCLKOSC frequency.
4. Set Master Clock Source (above) to APLL2.
5. Set Master Clock Divider (above) to 2.
6. Click the OK button above.



4.5 DPLL Configuration Menu

This sub-menu is only available for MAX24000-Series devices that contain a DPLL.

The DPLL configuration sub-menu shown in Figure 8 is accessed by pressing the **DPLL** button on the main menu. This menu is used to perform detailed configuration of the DPLL including specifying the DPLL bandwidths, holdover mode, lock criteria, phase detector, and phase buildout functionality.



Dree configuration a	nd Status				_ D _X
General Input Clock Select State Select IC1 Priority	AUTO AUTO	MCLK Compensati Acquisition Bandwi Acquisition Dampir Locked Bandwidth	idth 18Hz Ing Factor 5 4Hz	Auto Auto Reve Ultra-	Bandwidth ntive fast Switching 50 ppm Mode
IC2 Priority Lock Criteria Fine Phase Limit (de Coarse Phase Limit (Hard Frequency Limi No Activity Soft Li Limit Integral Path	(UI) 63 it (ppm) 11.9	0 • [9920621 ÷ F 631382 ÷	Factor 5 hase Detectors Multi-Cycle Phase Detectors Use Multi-Cycle Phase I 'hase Lock Timeout 50 X 2 ock Alarm Timeout 50 X	ctor	nal Switch Mode
Holdover Reset Holdover Holdover Mode Mini Holdover Manual Holdover Freque Read Average	Slo	w Ready t t t t t t t t t t	hase Monitor and I Phase Monitor Limit (ns) Phase Builtout (Hitless S Phase Buildout on Input Manual Phase Adjust (ns)) 2031 Switching) 🔲 PB t Transient	



4.6 DPLL Input Clock Configuration Menu

This sub-menu is only available for MAX24000-Series devices that contain a DPLL.

The input clock configuration sub-menu shown in Figure 9 can be accessed by pressing the corresponding **ICn** button on the main menu. This menu is used to perform detailed configuration of input clock functionality related to DPLL operation. This configuration includes enabling the input clock path to the DPLL, specifying the DPLL lock frequency to use for the input clock, and specifying the divider ratio to be used to divide the input clock to the lock frequency. This menu can also be used to configure the input clock monitoring parameters.

General	Soft Limit	Frequency Division and Scaling DPLL Lock Frequency
Enable	Hard Limit	31.25MHz ▼
🔄 Invert	No Activity	ICN
Squelch on GPIO1 high	📕 Lock Alarm	Format: N1 * N2 * N3 * Frequency At Input Frequency (MHz) 237 DPLL (MHz)
eaky Bucket Setting	js	168.1170886 X = 31.2500000
Upper Lower Size	Decay (ms)	255*5
6 4 8	256ms 🔻	ICD 100-200MHz Format: D1*D2*D3*
		1 1
Frequency Monitorin	g and Measurem	ent
Accept Hard Limit (ppm)	10.04693930	Freq Monitor Reference Clock MCLK 💌
Reject Hard Limit (ppm)	11.30280671	Freq Measurement Time (sec) 0.124
Soft Limit (ppm)	7.53520448 🛟	W Hard Limit Enable
	0 0000000	Soft Limit Enable
Manufacture	0.0000000	V Gross Frequency Range Limit
Measured Frequency (ppm)		

Figure 9. DPLL Input Clock Configuration Menu



4.7 Power Meter Menu

The power meter sub-menu is accessed by pressing the **Power Meter** button on the main menu. The power meter has two modes of operation – Estimated and Measured.

Estimated mode, shown in Figure 10 below, is selected by pressing the **Estimated** button in the top left corner of the Power Meter menu. In estimate mode, the EVKIT software calculates both the typical and maximum device current and power based on the enabled functionality and device data sheet specs. This mode is available in both Demo Mode and while the EVKIT software is communicating with an EVKIT board.

Measured mode, shown in Figure 11 below, is selected by pressing the Measured button in the top left corner of the Power Meter menu. In measured mode, the EVKIT software periodically measures the current of the device on the EVKIT and displays this information along with the corresponding calculated supply power and total device power. This information can be used to estimate the typical device power consumption for a specific device configuration. Measured mode is only available while the EVKIT software is communicating with an EVKIT board.

Note: This feature only reports accurate numbers when board headers J5, J6, J7 and J8 all have jumpers in the SENSO position and header J9 has a jumper in a position other than "NA". This combination of jumper settings forces all VDDOA through VDDOD power supply voltages to be the single voltage specified by the jumper on header J9. Therefore this feature cannot be used for all possible device configurations.

	Typical Current (mA)	Typical Power (W)	Max Current (mA)	Max Power (W)
.8V Supplies	331.000	0.596	407.548	0.770
1.3V Supplies	205.000	0.677	251.171	0.870
Total		1.272		1.641

Figure 10. Power Meter Menu, Estimated Mode





	Voltage (V)	Current (mA)	Power (W)
1.8V Digital Supply	1.786	117.0	0.209
3.3V Digital Supply	3.300	0.0	0.000
1.8V Analog Supply	1.794	197.0	0.353
3.3V Analog Supply	3.296	167.0	0.550
Output Clock Supply	3.295	31.0	0.102
		Tota	1.215



4.8 I/O Pin Configuration Menu

The I/O Pin Configuration sub-menu shown in Figure 12 is accessed by pressing the I/O Pins button on the main menu. This menu is used to configure device's four GPIO pins. Each I/O pin can be configured to map a device status register bit to the pin, drive a 0 or 1, or be an input pin. Additionally this menu can be used to configure the output to be inverted or open-drain. Output signal inversion can only be applied to a GPIO pin that is configured to output the state of a status register bit.

Figure	12.	I/O Pin	Configuration	Menu

	L1SR 👻	STATE[0] -	
			1111
GPIO2 Input	L1SR *	STATE[0] *	
GPIO3 Input	L1SR 👻	STATE[0] -	
GPIO4 Input	L1SR *	STATE[0] *	



4.9 EEPROM Menu

The EEPROM sub-menu shown in Figure 13 is accessed by pressing the **EEPROM** button on the main menu. This menu can be used to save the current GUI configuration to an EEPROM configuration file for later use by either the EVKIT software or a third-party tool. Additionally, this menu can be used to program the EVKIT EEPROM with either the current GUI configuration or an EEPROM configuration file.

The EVKIT software must be connected to an EVKIT board and not be in demo mode to program the EEPROM. However, an EEPROM configuration file can be created in demo mode or when connected to an EVKIT board.

Figure 13. EEPROM Menu	
------------------------	--

Write EEPROM		۲	GUI Configurat	ion 🔘 Cor	nfiguration File
EEPROM Clock Freq (MHz)	0.586	EEPROM Size	1024 🔻	Revision	0
Boot Clock Divisor	63	EEPROM Page Size	1 •		
C:\Users\timing.lab\AppData\	Local\Micros	semi\MAX24000-Series	EVKIT\MAX24	210A1_EEP	ROM.txt
File Type ASCII Hex	*	Eras	e File	Name	Execute
Create Configuration	File				
EEPROM Clock Freq (MHz)	0.586	EEPROM Size	1024 🔹	Revision	0
Boot Clock Divisor	63	EEPROM Page Size	1		
BOOT CIOCK DIVISOR			<u>(</u>	}	
1	0.00	A 14 A VO 4000 C	EN ALCON DA ANYON	DIDAI FED	
	Local\Micros	semi\MAX24000-Series	EVKIT\MAX24	210A1_EEP	NOM.DA
	Local\Micros	semi\MAX24000-Series	EVKIT\MAX24	210A1_EEP	NUM,DE
C:\Users\timing.lab\AppData\	Local\Micro:	semi\MAX24000-Series	EVKIT\MAX24	210A1_EEP	NOM, DE
1	Local\Micros	semi\MAX24000-Series		210A1_EEP	Execute