

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## **General Description**

The MAX3656 is a burst-mode laser driver that operates at data rates from 155Mbps up to 2.5Gbps. The laser driver accepts either positive-referenced emitter-coupled logic (PECL) or current-mode logic (CML) data inputs and provides bias and modulation current for the laser diode. The device can switch the laser diode from a completely dark (off) condition to a full (on) condition (with proper bias and modulation currents) in less than 2ns. The MAX3656 incorporates DC-coupling between laser driver and laser diode and operates with a single-supply voltage as low as +3.0V.


A digital automatic power-control (APC) loop is provided to maintain the average optical power over the full temperature range and lifetime. The APC loop is functional for a minimum burst on-time of 576ns and minimum burst off-time of 96ns, with no limit on the maximum burst on- or off-time. A fail monitor is provided to indicate when the APC loop can no longer maintain the average power. The MAX3656 can be configured for nonburst-mode applications (continuous mode) by connecting burst enable (BEN) high. For power saving, the MAX3656 provides enabling and disabling functionality. The modulation current can be set from 10mA to 85mA and the bias current can be set from 1mA to 70mA.

The MAX3656 is packaged in a small, 24-pin, 4mm  $\times$  4mm thin QFN package and consumes only 132mW (typ), excluding bias and modulation currents.

## Applications

Fiber-to-the-Home (FTTH) and Fiber-to-the-Business (FTTB) Broadband Access Systems Passive Optical Network (PON) Transmitters APON, EPON, and GPON Upstream Transmitters

## Pin Configuration



#### **Features**

- ♦ Multirate Operation from 155Mbps to 2.5Gbps
- ♦ Burst Enable/Disable Delay <2ns
- ♦ Burst On-Time of 576ns to Infinity
- ♦ Infinite Bias-Current Hold Time Between Bursts
- DC-Coupled Operation with Single +3.3V Power Supply
- **♦** 40mA Typical Supply Current
- ♦ Programmable Bias Current from 1mA to 70mA
- Programmable Modulation Current from 10mA to 85mA
- Automatic Average Power Control with Failure Monitor (No CAPC Capacitor Needed)
- **♦** APC Loop Initialization ≤3 Bursts


## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX3656ETG	-40°C to +85°C	24 Thin QFN-EP*
MAX3656ETG+	-40°C to +85°C	24 Thin QFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package.

Functional Diagram appears at end of data sheet.

## Typical Application Circuit



NIXIN

Maxim Integrated Products

<sup>\*</sup>EP = Exposed pad.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V <sub>CC</sub>	20mA to +150mA
Current into FAIL	10mA to +10mA
Voltage at IN+, IN-, BEN+, BEN-, EN,	
LONGB	$0.5V$ to $(V_{CC} + 0.5V)$
Voltage at MODSET, APCSET, BIASMAX	0.5V to +3.0V
Voltage at OUT+, OUT	$+0.5V$ to $(V_{CC} + 1.5V)$
Voltage at BIAS+, BIAS	$.+0.5V$ to $(V_{CC} + 0.5V)$

Continuous Power Dissipation ( $T_A = +85^{\circ}C$ )	
24-Lead Thin QFN	
(derate 27.8mW/°C above +85°C)	1805mW
Operating Ambient Temperature Range (TA)	-40°C to +85°C
Storage Ambient Temperature Range (TSTG)5	55°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	
Lead(Pb)-free	+260°C
Containing lead(Pb)	+240°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **OPERATING CONDITIONS**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V <sub>C</sub> C		3.0	3.3	3.6	V
Supply Turn-On Time		10% to 90%	0.001		10	ms
Ambient Temperature			-40		+85	°C
Data Mark Density		Average		50		%
Consecutive Identical Digits	CID				80	Bits
Data Rate			155		2500	Mbps
Monitor Diode Capacitance	C <sub>MD</sub>	For minimum burst on-time (Note 1)			15	pF
Laser-to-Monitor Diode Gain	ALMD	$\Delta$ (monitor current)/ $\Delta$ (laser current (above I <sub>TH</sub> )) (Notes 2, 3)	0.005		0.050	A/A
Extinction Ratio	r <sub>e</sub>	10 log (P <sub>1</sub> /P <sub>0</sub> ) (Note 3)	8.2		12.0	dB

Note 1: Larger MD capacitance increases the minimum burst on-time.

Note 2: Laser-to-monitor gain equals the laser slope efficiency multiplied by the photodiode responsivity multiplied by the losses due to laser-to-monitor diode coupling ( $A_{LMD} = \eta_{LASER} \times \rho_{MONITORDIODE} \times L_{LASER-TO-MONITORDIODE}$ ). where L = laser-to-monitor diode coupling loss.  $A_{LMD}$  can also be calculated by:

$$A_{LMD} = \left(\frac{2 \times I_{MD}}{I_{MOD}}\right) \left(\frac{r_{e} - I}{r_{e} + I}\right)$$

where  $I_{\mbox{\scriptsize MD}},\,I_{\mbox{\scriptsize MOD}},\,\mbox{and}\,\,r_{\mbox{\scriptsize e}}$  (extinction ratio) are set externally.

**Note 3:** Operation outside this range degrades APC loop performance.

#### **ELECTRICAL CHARACTERISTICS**

(Typical values are at  $V_{CC} = +3.3V$ ,  $I_{BIAS} = 20$ mA,  $I_{MOD} = 25$ mA, extinction ratio = 10dB, and  $I_{A} = +25$ °C, unless otherwise noted.)

( )1	, 01/10	, MOB	, ,	*		,
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Power-Supply Current	Icc	(Note 1)		40	70	mA
INPUT SPECIFICATIONS						
Differential Input Voltage	V <sub>IN</sub> , V <sub>BEN</sub>		0.2		1.6	V <sub>P-P</sub>
Common-Mode Input Voltage	V <sub>CM</sub>		V <sub>CC</sub> - 1.49	V <sub>CC</sub> - 1.32	V <sub>CC</sub> - V <sub>IN</sub> /4	V

## **ELECTRICAL CHARACTERISTICS (continued)**

(Typical values are at  $V_{CC}$  = +3.3V,  $I_{BIAS}$  = 20mA,  $I_{MOD}$  = 25mA, extinction ratio = 10dB, and  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS
Single-Ended Input Voltage	V <sub>BEN+</sub> , V <sub>BEN-</sub>				0.8		V
EN Input High Voltage	VIH			2.0			V
EN Input Low Voltage	VIL					0.8	V
FAIL Output High Voltage	V <sub>OH</sub>	Sourcing 50µA, V <sub>CC</sub> =	= 3.0V	2.4			V
FAIL Output Low Voltage	V <sub>OL</sub>	Sinking 100µA, V <sub>CC</sub> =	= 3.6V			0.4	V
BIAS GENERATOR							
Bias-On Current Range	IBIAS	Voltage at BIAS pin	0.6V	1		70	mA
Bias-Off Current Range	IBIAS-OFF	EN = high or BEN =	low, V <sub>BIAS</sub> ≤ 2.6V (Note 2)		5	100	μΑ
Bias-Current Temperature			I <sub>BIAS</sub> = 70mA		148		/2.0
Stability		APC open loop	I <sub>BIAS</sub> = 15mA		98		ppm/°C
Bias-Current Absolute Accuracy		APC open-loop IBIAS	S > 20mA (Note 3)	-15		+15	%
BIASMAX Current-Setting Range				15		70	mA
APC LOOP							
MD Reverse-Bias Voltage	V <sub>MD</sub>	With respect to V <sub>CC</sub>		1.6			V
MD Bias-Setting Stability		I <sub>MD</sub> = 50μA		-750		+750	10.0
(Note 4)		I <sub>MD</sub> = 1500μA				+480	ppm/°C
MD Bias-Setting Accuracy		I <sub>MD</sub> = 50μA				+25	0/
(Note 3)		I <sub>MD</sub> = 1500μA	MD = 1500μA			+15	%
MD DC-Current Range	I <sub>MD</sub>	Average current into MD pin		50		1500	μΑ
		Case 1 (Note 5) (LO	Case 1 (Note 5) (LONGB = 0)		12		
APC Loop Initialization Time	t <sub>INIT</sub>	Case 2 (Note 6) (LONGB = 0)			2.12		μs
(Note 4)		Case 3 (Note 7) (LONGB = 0)			1.60	1.92	
LASER MODULATOR							
		Data rate 1.25Gbps	;	10		85	
Modulation ON Current Range	IMOD	Data rate >1.25Gbp	S	10		60	mA
Modulation OFF Current	IMOD-OFF	EN = high or BEN =	low, IN = low (Note 2)		16	150	μΑ
Modulation-Current Stability		(Note 13)		-480		+480	ppm/°C
Modulation-Current Absolute Accuracy		I <sub>MOD</sub> > 15mA (Note	I <sub>MOD</sub> > 15mA (Note 3)			+15	%
Instantaneous Voltage at		10mA ≤ I <sub>MOD</sub> < 60mA 60mA ≤ I <sub>MOD</sub> ≤ 85mA		0.6			.,
Modulator Output (OUT+)				0.75			V
Modulation-Current Rise Time	t <sub>R</sub>	10mA ≤ I <sub>MOD</sub> ≤ 85mA (Notes 8, 13)			40	85	ps
Modulation-Current Fall Time	t⊨	10mA ≤ I <sub>MOD</sub> ≤ 85mA (Notes 8, 13)			40	85	ps
Output Over-/Undershoot					20		%
Deterministic Jitter		155Mbps to 1.25Gb	ps, 10mA ≤ I <sub>MOD</sub> ≤ 85mA		17	45	
(Notes 9, 13)	DJ	1.25Gbps to 2.5Gbp	ps, $10\text{mA} \le I_{MOD} \le 60\text{mA}$ 17		40	psp-p	
Random Jitter	RJ	(Note 13)			0.8	1.4	psrms

## **ELECTRICAL CHARACTERISTICS (continued)**

(Typical values are at V<sub>CC</sub> = +3.3V, I<sub>BIAS</sub> = 20mA, I<sub>MOD</sub> = 25mA, extinction ratio = 10dB, and T<sub>A</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
BURST-MODE SPECIFICATION	NS						
Burst Enable Delay		APC closed loop	o (Notes 10, 11, 13)			2.3	ns
Burst Disable Delay		APC closed loop	o (Notes 10, 12, 13)			2.0	ns
		155Mbps		2881			
Burst On-Time (Note 13)	t <sub>B-ON</sub>	622Mbps		720			ns
		1.25Gbps, 2.5Gl	1.25Gbps, 2.5Gbps				
		155Mbps		192			
Burst Off-Time (Note 13)	t <sub>B-OFF</sub>	622Mbps		96			ns
		1.25Gbps, 2.5Gbps		96			
OPTICAL EVALUATION				•			
		ExceLight	155.52Mbps		45		
Optical Eye Diagram Mask Margin		SLT2886-LR laser diode	622.08Mbps		40		%
			1.24416Gbps		31		/0
		(or equivalent)	2.48832Gbps		24		

- Note 1: Excludes IBIAS and IMOD. Maximum value is specified at IMOD = 85mA, IBIAS = 70mA, and IMD = 1.5mA.
- Note 2: For safety purposes, both the bias and modulation currents are switched off if any of the current set pins (BIASMAX, MODSET) are grounded.
- Note 3: Accuracy refers to part-to-part variation.
- Note 4: APC loop initialization definitions:

IBIAS Error: IBIAS - IBIASSET, where IBIAS = the actual bias current and IBIASSET = the level of bias current set by the RAPCSET resistor

Initialization Case 1: Continuous Mode Power-Up. In this case,  $\overline{EN} = \text{low}$ , BEN = high, and then  $V_{CC}$  is ramped up from 0V to  $\geq 3.0$ V.

Initialization Case 2: Chip-Enable Reset. In this case,  $3.0V \le V_{CC} \le 3.6V$ , BEN = high, and then  $\overline{EN}$  changes from high to low. Initialization Case 3: Burst-Mode Startup. In this case,  $3.0V \le V_{CC} \le 3.6V$ ,  $\overline{EN}$  = low, and then BEN changes from low to high.

- Note 5:  $I_{BIAS}$  error is less than 3.8mA (for an extinction ratio of 10dB and  $I_{MD} = 1500\mu A$ ) within 12µs from the time that  $V_{CC} \ge 3.0V$ .
- Note 6:  $I_{BIAS}$  error is less than 3.8mA (for an extinction ratio of 10dB and  $I_{MD} = 1500\mu$ A) within 2.1 $\mu$ s (typ) from the time that  $\overline{EN} < 0.8V$ .
- Note 7: I<sub>BIAS</sub> error must be less than 3.8mA (for an extinction ratio of 10dB and I<sub>MD</sub> = 1500μA) at or before the end of the third burst following the transition of BEN from low to high. For the shortest burst on- and off-time (576ns and 96ns), this translates to 1.92μs from when BEN toggles from low to high for the first time after startup.
- Note 8: Rise and fall times are measured as 20% to 80% of the output amplitude with a repeating 00000111111.
- **Note 9:** Deterministic jitter is measured with a continuous data pattern (no bursting) of 2<sup>7</sup> 1 PRBS + 80 consecutive ones + 2<sup>7</sup> 1 PRBS + 80 consecutive zeros.
- Note 10: Measured electrically with a resistive load matched to the laser driver output.
- Note 11: Enable delay is measured between (1) the time at which the rising edge of the differential burst enable input signal reaches the midpoint of the voltage swing, and (2) the time at which the combined output currents (bias and modulation) reach 90% of the final level set by RAPCSET, RBIASMAX, and RMODSET (after all transients such as overshoot, ringing, etc., have settled to within 10% of their final values). See Figure 1. Measurement done for 10mA ≤ I<sub>MOD</sub> ≤ 85mA and 4mA ≤ I<sub>BIAS</sub> ≤ 70mA.
- Note 12: Disable delay is measured between (1) the time at which the falling edge of the differential burst enable input signal reaches the midpoint of the voltage swing, and (2) the time at which the combined output currents (bias and modulation) fall below 10% of the bias on current (after transients have settled). See Figure 1. Measurement done for 10mA ≤ I<sub>MOD</sub> ≤ 85mA and 4mA ≤ I<sub>BIAS</sub> ≤ 70mA.
- Note 13: Guaranteed by design and characterization.




Figure 1. Enable and Disable Delay Times





Figure 2. Output Termination for Characterization

## Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 

### OPTICAL EYE DIAGRAM (155.52Mbps, 117MHz FILTER, PATTERN = 2<sup>23</sup> - 1 PRBS)




EXCELIGHT SLT2886-LR LASER AVERAGE OPTICAL POWER = -6dBm EXTINCTION RATIO = 15dB MASK MARGIN = 45%

#### OPTICAL EYE DIAGRAM (622.08Mbps, 467MHz FILTER, PATTERN = 2<sup>23</sup> - 1 PRBS)



EXCELIGHT SLT2886-LR LASER AVERAGE OPTICAL POWER = -6dBm EXTINCTION RATIO = 15dB MASK MARGIN = 40%

#### OPTICAL EYE DIAGRAM (1.24416Gbps, 933MHz FILTER, PATTERN = 2<sup>23</sup> - 1 PRBS)




EXCELIGHT SLT2886-LR LASER AVERAGE OPTICAL POWER = -6dBm EXTINCTION RATIO = 12dB MASK MARGIN = 31%

## Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 

#### OPTICAL EYE DIAGRAM (2.48832Gbps, 2.3GHz FILTER, PATTERN = 2<sup>23</sup> - 1 PRBS)




EXCELIGHT SLT2886-LR LASER AVERAGE OPTICAL POWER = -6dBm EXTINCTION RATIO = 10dB MASK MARGIN = 24%


# ELECTRICAL EYE DIAGRAM (2.5Gbps, $I_{MOD} = 30$ mA, PATTERN = PRBS $2^7 - 1 + 80$ CID)




# SUPPLY CURRENT vs. TEMPERATURE (EXCLUDES $I_{BIAS}$ , $I_{MOD}$ , $15\Omega$ LOAD)




#### DETERMINISTIC JITTER vs. I<sub>MOD</sub>



# DETERMINISTIC JITTER vs. INPUT AMPLITUDE





#### RANDOM JITTER vs. I<sub>MOD</sub>




## Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 








## TIMING DIAGRAM, BURST ON



#### TIMING DIAGRAM, BURST OFF



## Pin Description

PIN	NAME	FUNCTION
1, 4, 9, 15, 18, 21	V <sub>CC</sub>	Power-Supply Voltage
2	IN+	Noninverting Data Input with On-Chip Biasing
3	IN-	Inverting Data Input with On-Chip Biasing
5	BEN+	Noninverting Burst-Enable Input with On-Chip Biasing
6	BEN-	Inverting Burst-Enable Input with On-Chip Biasing
7	ĒN	TTL/CMOS Enable Input. Low for normal operation. Pull high or leave unconnected to disable laser bias and modulation currents.
8, 11, 19	GND	Power-Supply Ground
10	FAIL	TTL/CMOS Failure Output. Indicates APC failure when low.
12	LONGB	TTL/CMOS Long Burst (See the Setting the LONGB Input Pin Section)
13	BIAS-	Inverting Laser Bias-Current Output. Connect through 10Ω resistor and switching diode to V <sub>CC</sub> .
14	BIAS+	Noninverting Laser Bias-Current Output. Bias current flows into this pin when BEN is high. Minimize capacitance on this pin.
16	OUT+	Noninverting Laser Modulation-Current Output. Modulation current flows into this pin when BEN and IN are high.
17	OUT-	Inverting Laser Modulation-Current Output. Connect through $15\Omega$ resistor and switching diode to laser diode anode.
20	MD	Monitor Diode Input. Connect this pin to the anode of the monitor diode. Leave unconnected for open-loop operation. Minimize capacitance on this pin.
22	BIASMAX	Maximum Bias Current Set. A resistor connected from this pin to ground sets the maximum bias current. The bias current cannot exceed this level. The APC loop controls the bias current up to the level of the BIASMAX. For APC open-loop operation, this pin sets the laser bias current.
23	MODSET	Modulation Current Set. A resistor connected from this pin to ground sets the desired modulation current.
24	APCSET	Average Power Control Set. A resistor connected from this pin to ground sets the desired average optical power. Connect a $50k\Omega$ resistor to ground for APC open-loop operation.
_	EP	Exposed Pad. Ground. This pad must be soldered to ground.

\_\_\_\_ /VI/IXI/VI

### **Detailed Description**

The MAX3656 laser driver has three main parts: a high-speed modulator, a high-speed bias driver, and a laser-biasing block with automatic power control (see the *Functional Diagram*). Both the bias and modulation output stages are composed of differential pairs with programmable current sources. The circuit design is optimized for high-speed, low-voltage (3.3V), DC-coupled operation. The device is ideal for burst-mode operation with turn-on and turn-off times less than 2ns. The MAX3656 can be configured for nonburst-mode applications (continuous mode) by connecting BEN high.

#### **Automatic Power Control**

To maintain constant average optical power, the MAX3656 incorporates a digital automatic power-control (APC) loop to compensate for the changes in laser threshold current over temperature and lifetime. A back-facet photodiode mounted in the laser package converts the optical power into a photocurrent. The APC loop adjusts the laser bias current so the monitor current is matched to a reference current set by RAPCSET.

At startup, the APC loop traverses through a pseudobinary search algorithm to set the proper monitor current that translates to the proper bias current. When BEN is high, the APC loop maintains constant optical power by digitally controlling the bias current. When BEN is low, the APC loop digitally stores the bias current value of the previous burst. The APC loop is reset in two ways, either power cycling or toggling the  $\overline{\text{EN}}$  pin.

An external resistor (R<sub>BIASMAX</sub>) sets the maximum allowable bias current during closed-loop operation and sets the bias current during open-loop operation. An APC failure flag (FAIL) is set low during initialization and when the bias current cannot be adjusted to achieve the desired average optical power.

APC closed-loop operation requires that the user set three currents with external resistors connected between GND, BIASMAX, MODSET, and APCSET pins. Detailed guidelines for these resistor settings are described in the *Design Procedure* section.

If necessary, the MAX3656 is fully operational without APC. To operate the MAX3656 open loop, connect a  $50 k\Omega$  resistor from APCSET to ground and leave the MD pin unconnected. In this case, two external resistors connected from BIASMAX and MODSET to GND directly set the laser current.

#### **APC Failure Monitor**

The MAX3656 provides an APC failure monitor (TTL) to indicate an APC loop-tracking failure. FAIL is set low when the APC loop cannot adjust the bias current to

maintain the desired monitor current. For example, the laser diode requires more bias current (to maintain a constant optical output) than maximum bias current set by RBIASMAX. The bias current is limited and FAIL is asserted. In an alternate example, assume that a circuit failure causes the cathode of the laser diode to be shorted to GND, thereby causing an uncontrolled high optical output. In this case, the APC loop cannot decrease the user current, and FAIL is asserted. FAIL is also set low during initialization.

#### Slow-Start

For safety reasons, at initial power-up or after toggling EN, the MAX3656 incorporates a slow-start circuit that provides a typical delay of 450ns during the beginning of APC loop initialization.

#### **Enable Control**

The MAX3656 features a chip-enable function. When  $\overline{EN}$  is high, the bias and modulation currents are off and the digital state of the APC loop is reset. When  $\overline{EN}$  is toggled from a high to a low, the APC loop begins initialization. The initialization time is typically 2.1µs (LONGB = low) and 3.72µs (LONGB = high).

#### **APC Loop Initialization**

The digital APC loop is reset whenever the power is turned off and/or the  $\overline{\text{EN}}$  input is driven high. When power is turned on or when  $\overline{\text{EN}}$  is toggled low, the APC loop automatically performs an initialization routine that quickly adjusts the bias current from its reset level to its initialized level. The initialized bias current level is defined to be within 3.8mA of the final bias current level set by the APCSET resistor. Once initialized, the APC loop enters its fine-adjustment mode of operation and adjusts the bias current to match the level set by the APCSET resistor. There are three different cases in which the APC loop starts initialization, and each has a unique initialization time. These cases are defined as follows:

#### Continuous-Mode Power-Up

In continuous-mode power-up, the chip is enabled  $(\overline{EN} = low)$  and the burst-enable input is high (BEN = high) when power is applied to the laser driver. APC loop initialization begins when the power-supply voltage rises above the minimum specified limit of +3.0V. The BEN input remains high indefinitely and the laser driver operates in continuous (nonbursting) mode. In this case, the initialization time is 12us (typ).

### Chip-Enable Reset

In chip-enable reset, the power-supply voltage is within the specified limits and BEN is high. The chip-enable input  $\overline{(EN)}$  is initially high (chip disabled and

APC loop reset), and then it is driven low (chipenabled). In this case, APC loop initialization begins when the voltage at  $\overline{EN}$  drops below the specified  $\overline{EN}$  input low voltage of 0.8V. After initialization begins, the laser driver can be operating in burst mode (BEN toggling high and low) or continuous mode (BEN = high). In this case, the initialization time is 2.1µs (typ).

### Burst-Mode Startup

In burst-mode startup, the power-supply voltage is within the specified limits and the chip is enabled  $(\overline{\text{EN}}=\text{low}).$  The burst-enable input is low (BEN = low) and has not been in the high state since the APC loop was reset. APC loop initialization begins when the BEN input is driven high. After initialization begins, the laser driver can be operating in burst mode (BEN toggling high and low) or continuous mode (BEN = high). In this case, the initialization time is 1.6µs (typ).

In each of the three cases listed, initialization is complete within three bursts (bursts must comply with specified burst on- and burst off-time) or the time specified in the *Electrical Characteristics* table, whichever comes first.

#### **Burst-Mode Operation**

The bias and modulation outputs (BIAS+ and OUT+) can be switched on and off quickly using the differential burst-enable inputs (BEN+ and BEN-). Once the APC loop has initialized, the bias and modulation outputs are switched on when BEN+ = high and BEN- = low and are switched off when BEN+ = low and BEN- = high.

When BEN is switched on, the laser driver sinks the bias and modulation currents set by the APCSET, BIASMAX, and MODSET resistors within the maximum BEN delay time of 2.3ns. For stable APC loop operation, the minimum burst length is limited to the burst on-time listed in the *Electrical Characteristics* table. The maximum burst-on time is unlimited.

When BEN is switched off, the bias and modulation currents fall below the specified bias-off and modulation-off currents within the maximum burst disable delay time of 2.0ns. For stable APC loop operation, the minimum burst off-time is limited to the value listed in the *Electrical Characteristics* table. The maximum burst off-time is unlimited.

#### **Short-Circuit Protection**

The MAX3656 provides short-circuit protection for the modulation and bias-current sources. If BIASMAX or MODSET is shorted to ground, the bias and modulation outputs are turned off.

## **Design Procedure**

When designing a laser transmitter, the optical output is usually expressed in terms of average power and extinction ratio. Table 1 shows the relationships helpful in converting between the optical average power and the modulation current. These relationships are valid if the mark density and duty cycle of the optical waveform are 50%.

#### **Programming the Modulation Current**

For a given laser power (Pavg), slope efficiency ( $\eta$ ), and extinction ratio ( $r_e$ ), the modulation current can be calculated using Table 1. See the I<sub>MOD</sub> vs. R<sub>MODSET</sub> graph in the *Typical Operating Characteristics*, and select the value of R<sub>MODSET</sub> that corresponds to the required current at +25°C.

#### **Programming the Bias Current**

When the MAX3656 is used in open-loop operation, the RBIASMAX resistor determines the bias current. To select this resistor, determine the required bias current. See the IBIASMAX vs. RBIASMAX graph in the *Typical Operating Characteristics*, and select the value of RBIASMAX that corresponds to the required current. For open-loop operation, connect a  $50 \text{k}\Omega$  resistor from RAPCSET to GND, and leave the MD pin open.

When using the MAX3656 in closed-loop operation, the RBIASMAX resistor sets the maximum bias current available to the laser diode over temperature and lifetime. The APC loop can subtract from this maximum value, but cannot add to it. See the IBIASMAX vs. RBIASMAX graph in the *Typical Operating Characteristics* and select the value of RBIASMAX that corresponds to the end-of-life bias current at +85°C. The RBIASMAX resistor should not be set less than  $5k\Omega$ .

**Table 1. Optical Power Definition** 

PARAMETER	SYMBOL	RELATION
Average power	Pavg	$P_{AVG} = (P_0 + P_1) / 2$
Extinction ratio	r <sub>e</sub>	$r_e = P_1 / P_0$
Optical power high	P <sub>1</sub>	$P_1 = 2P_{AVG} \times r_e / (r_e + 1)$
Optical power low	P <sub>0</sub>	$P_0 = 2P_{AVG} / (r_e + 1)$
Optical amplitude	P <sub>P-P</sub>	P <sub>P-P</sub> = P <sub>1</sub> - P <sub>0</sub>
Laser slope efficiency	η	η = PP-P / IMOD
Modulation current	I <sub>MOD</sub>	$I_{MOD} = P_{P-P} / \eta$
Laser-to-monitor diode gain	ALMD	$(2 \times I_{MD} / I_{MOD})((r_e - 1) / (r_e + 1))$

#### **Programming the APC Loop**

When using the MAX3656's APC feature, program the average optical power by adjusting the APCSET resistor. To select this resistor, determine the desired monitor current to be maintained over temperature and lifetime. See the I<sub>MD</sub> vs. R<sub>APCSET</sub> graph in the *Typical Operating Characteristics* and select the value of R<sub>APCSET</sub> that corresponds to the required current.

## Setting the LONGB Input Pin

Set the LONGB pin according to Table 2 to optimize APC loop operation.

#### **Interfacing with Laser Diodes**

The laser modulation current output OUT+ is optimized to drive a 15 $\Omega$  load and must be DC-coupled. A series damping resistor. Rp. provides impedance matching to the laser diode. The combined value of the series damping resistor and the laser diode equivalent series resistance should be close to  $15\Omega$ . An RC shunt compensation network, RCOMP/CCOMP, connected between the laser diode cathode and ground should be provided to reduce optical output aberrations and duty-cycle distortion caused by laser diode parasitic inductance. The values of RCOMP and CCOMP can be adjusted to match the laser diode and PC board layout characteristics for optimal optical eye performance (refer to Application Note 274: HFAN-02.0: Interfacing Maxim's Laser Drivers with Laser Diodes). The OUT- pin is connected through a  $15\Omega$  resistor and switching diode to the laser diode anode. The switching diode at OUT- improves the optical output eye and burst-enable delay by better matching the laser diode characteristics.

For data rates greater than 1Gbps, a parallel RL peaking network, Rp/Lp, connected between the laser diode anode and  $V_{\rm CC}$  is recommended. This network creates a differential drive for the laser diode to improve rise/fall times and reduce jitter. The values of Rp and Lp are also adjusted to match the laser diode and PC board layout characteristics for optimal optical eye performance.

Current in the BIAS output switches at high speed when bursting; therefore, the BIAS+ pin should be connected directly through a resistor, equal to R<sub>D</sub> as determined above, to the laser diode cathode. The

Table 2. Setting the LONGB Input Pin

LONGB	CONDITION
0	Burst on-time ≤1.2µs
0 or 1	Burst on-time >1.2µs or continuous mode operation
1	Data rates of 155Mbps

BIAS- pin is connected through a  $10\Omega$  resistor and switching diode to VCC.

### **Input Termination Requirements**

The MAX3656 data and BEN inputs are internally biased. Although the inputs are compatible with LVPECL signals, it is not necessary to drive the MAX3656 with a standard LVPECL signal. While DC-coupled, the MAX3656 operates properly as long as the specified common-mode voltage and differential voltage swings are met. Because of the on-chip biasing network (Figure 3), the MAX3656 inputs self-bias to the proper operating point to accommodate AC-coupling.

See Figures 4 and 5 for connecting to PECL or CML data outputs.




Figure 3. MAX3656 Internal Biasing

### Design Example

#### Select Laser

Select a communication-grade laser for the proper data rate. Assume the laser output average power is  $P_{AVG}=0 \, dBm$ , the operating temperature is -40°C to +85°C, and the laser diode has the following characteristics: wavelength:  $\lambda=1.3 \mu m$ , threshold current:  $I_{TH}=22 mA$  at +25°C, threshold temperature coefficient:  $\beta_{TH}=1.3\%/^{\circ}C$ , laser-to-monitor transfer:  $\rho_{MON}=0.2 A/W$  ( $\rho_{MON}=\rho_{MONITORDIODE}\times L_{LASER-TO-MONITORDIODE}$ ), and laser slope efficiency:  $\eta=0.05 mW/mA$  at +25°C.

### **Determining RAPCSET**

The desired monitor diode current is estimated by I<sub>MD</sub> = P<sub>AVG</sub>  $\times$  p<sub>MON</sub> = 200µA. The I<sub>MD</sub> vs. R<sub>APCSET</sub> graph in the Typical Operating Characteristics shows R<sub>APCSET</sub> at 12k $\Omega$ .

### **Determining RMODSET**

Assuming  $r_e=10$  and an average power of 0dBm (1mW), the peak-to-peak optical power PP-P = 1.64mW (Table 1). The required modulation current is 1.64(mW)/0.05(mW/mA) = 32.8mA. The IMOD vs. RMODSET graph in the *Typical Operating Characteristics* shows RMODSET at 9k $\Omega$ .

## **Determining RBIASMAX**

Determine the maximum threshold current ( $I_{TH(MAX)}$ ) at  $T_A = +85^{\circ}C$  and end of life. Assuming ( $I_{TH(MAX)}$ ) = 50mA, the maximum bias current should be:

$$I_{BIASMAX} = I_{TH(MAX)}$$

In this example,  $I_{BIASMAX} = 50$ mA. The  $I_{BIASMAX}$  vs.  $R_{BIASMAX}$  graph in the *Typical Operating Characteristics* shows  $R_{BIASMAX}$  at  $8k\Omega$ .




Figure 4. Connecting to PECL Outputs




Figure 5. Connecting to CML Outputs




Figure 6. Single-Ended Biasing for Burst Enable




Figure 7. Single-Ended LVTTL or LVCMOS Biasing for Burst Enable

## \_Applications Information

#### **Running Burst Enable Single-Ended**

With PECL signal levels, for single-ended operation of burst enable, connect the BEN+ to the burst-enable control. Connect a resistor (R<sub>1</sub>) from V<sub>CC</sub> to BEN- and resistor (R<sub>2</sub>) from BEN- to ground. The parallel combination of R<sub>1</sub> and R<sub>2</sub> should be less than 1k $\Omega$ . Choose the values of R<sub>1</sub> and R<sub>2</sub> to set the common-mode voltage in the range defined in the *Electrical Characteristics* table (see Figure 6).

With LVTTL or LVCMOS signal levels, for single-ended operation of burst enable connect a  $3k\Omega$  (R4) resistor

from the burst-enable signal to BEN+. Connect a  $5k\Omega$  (R3) resistor from VCC to BEN+. Connect a  $5k\Omega$  resistor (R5) from VCC to BEN- and a  $9k\Omega$  resistor (R6) from BEN- to ground. For typical LVTTL or LVCMOS specifications of VCC to 2.0V for a high and 0.8V to 0V for a low, the LVTTL or LVCMOS sources a maximum of  $75\mu$ A and sinks a maximum of  $500\mu$ A. See Figure 7 for setting up the single-ended LVTTL or LVCMOS biasing for burst enable.


#### **Layout Considerations**

To minimize inductance, keep the connections between the MAX3656 output pins and laser diode as close as possible. Place a bypass capacitor as close as possible to each VCC connection. Take extra care to minimize stray parasitic capacitance on the BIAS and MD pins. Use good high-frequency layout techniques and multilayer boards with uninterrupted ground planes to minimize EMI and crosstalk.

#### **Laser Safety and IEC825**

Using the MAX3656 laser driver alone does not ensure that a transmitter design is compliant with IEC825. The entire transmitter circuit and component selections must be considered. Each user must determine the level of fault tolerance required by the application, recognizing that Maxim products are neither designed nor authorized for use as components in systems intended for surgical implant into the body, for applications intended to support or sustain life, or for any other application in which the failure of a Maxim product could create a situation where personal injury or death can occur.

## **Functional Diagram**



## **Chip Information**

TRANSISTOR COUNT: 8153 PROCESS: SiGe BIPOLAR

## \_Package Information

For the latest package outline information and land patterns, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
24 TQFN-EP	T2444-3	21-0139	

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	
0	3/03	Initial release	_
1	5/04	Added the lead-free package to the Ordering Information table	1
2	10/04	Added the package code for the lead-free package to the <i>Ordering Information</i> table; updated the <i>Operating Conditions</i> table; updated the <i>Running Burst Enable Singled-Ended</i> section; added the <i>Design Example</i> section; updated Figure 7; added the <i>Burst Enable Delay</i> section; updated the <i>Chip Topography</i> diagram	
3	7/10	Removed the dice and package code information from the <i>Ordering Information</i> table; replaced the <i>Typical Application Circuit</i> ; added the soldering temperature to the <i>Absolute Maximum Ratings</i> section; updated the optical eye mask margins in the <i>Electrical Characteristics</i> table; updated the optical eye diagrams and added 2.488Gbps eye diagram in the <i>Typical Operating Characteristics</i> section; updated the descriptions for pins 13 and 17 with diodes in the <i>Pin Description</i> table; removed redundant text in the <i>Detailed Description</i> ; replaced the <i>Interfacing with Laser Diodes</i> section; deleted the bonding coordinates (Table 3 and <i>Burst Enable Delay</i> and <i>Wire-Bonding Die</i> sections); replaced the <i>Functional Diagram</i> ; deleted the <i>Chip Topography</i> section; added the <i>Package Information</i> table	1, 2, 5–9, 11, 13, 14
4	9/10	Removed the operating junction temperature range from the <i>Absolute Maximum Ratings</i> section; added a sentence stating the minimum R <sub>BIASMAX</sub> value to the <i>Programming the Bias Current</i> section	2, 10

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.