

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









125Mbps to 3.125Gbps Integrated Limiting Amplifier/ Laser Driver with Dual-Loop Power Control

General Description

The MAX3711 limiting amplifier and laser driver provides a highly integrated, low-cost, high-performance PMD solution.

The low-jitter laser diode driver provides transmit average power control (APC) of laser bias current as well as an integrated modulation current control loop (extinction ratio control, or ERC). The ERC eliminates the need for temperature lookup tables (LUTs) controlling the modulation current.

The low-noise limiting amplifier maximizes optical sensitivity and has adjustable SD/LOS threshold plus programmable output levels. The differential CML output stage features a slew-rate adjustment for 1.25Gbps operation. Integrated bias current monitor and Tx power monitor enable a low-cost implementation of modules with digital diagnostics.

A novel auto-calibration mode enables low-cost fiber optic module production. An integrated 3-wire digital interface controls the laser driver and limiting amplifier functions, and enables communication with a low-cost controller.

The MAX3711 is offered in a small, 4mm x 4mm, 24-pin TQFN package with exposed pad, and operates over the -40°C to +95°C temperature range.

Ordering Information appears at end of data sheet.

Benefits and Features

- **♦ Simplifies Module Manufacturing**
 - **♦ Enables Single-Temperature Module Testing**
 - ♦ Production Laser Auto-Calibration Mode
- **♦ Improved Performance**
 - ♦ Integrated APC Loop (Operates Up to 3.125Gbps)
 - ♦ Integrated ERC Loop (Operates Up to 2.7Gbps)
 - ♦ 1.3mV_{P-P} Receiver Sensitivity
- **♦** Flexibility
 - LVDS, LVPECL, and CML Compatible High-Speed I/Os
 - ♦ Programmable I/O Polarity
 - **♦ 3-Wire Digital Interface**
- ♦ Safety and Reliability
 - ♦ Integrated Safety Features with FAULT Mask Register

 - Selectable Analog Monitor of Laser Power or BIAS Current at BMON Pin

Applications

OC-3 to OC-48 SFP/SFF Transceivers Ethernet SFP/SFF Transceivers CPRI/OBSAI SFP/SFF Transceivers CWDM SFP Transceivers

ABSOLUTE MAXIMUM RATINGS

Current out of ROUT+, ROUT40mA
Current into TOUT180mA
Current into IOUT120mA
Voltage Range at BMON0.3V to V _{CC}
Continuous Power Dissipation (T _A = +70°C)
TQFN (derate 27.8mW/°C above +70°C)2222mW
Storage Temperature Range55°C to +150°C
Die Attach Temperature+400°C
Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC}=2.97V\ to\ 3.63V,\ T_A=-40^{\circ}C\ to\ +95^{\circ}C;\ CML\ receiver\ output\ is\ AC-coupled\ to\ differential\ 100\Omega\ load;\ registers\ are\ set\ to\ default\ values,\ unless\ implied\ by\ test\ conditions.$ Typical values are at $V_{CC}=3.3V,\ T_A=+25^{\circ}C,\ data\ rate=2.5Gbps,\ I_{BIAS}=20mA,\ and\ I_{MOD}=40mA,\ unless\ otherwise\ noted.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
OPERATING CONDITIONS						,	
Power Supply Voltage	Vcc		2.97	3.3	3.63	V	
POWER SUPPLY						,	
Power-Supply Current	Icc	Includes Rx CML output current, excludes Tx I _{BIAS} = 20mA, I _{MOD} = 40mA		75	110	mA	
POWER-ON RESET							
V _{CC} for Enable High		V _{CCX} connected to V _{CCD}		2.55	2.75	V	
V _{CC} for Enable Low		V _{CCX} connected to V _{CCD}	2.3	2.45		V	
Rx INPUT SPECIFICATION							
Differential Input Resistance	R _{IN}		75	100	125	Ω	
Input Sensitivity	V _{INMIN}	2 ²³ - 1 PRBS, 2.5Gbps, TX_EN = 0 (Note 2)		1.3	2	mV _{P-P}	
Input Overload	V _{INMAX}	(Note 2)	1.2			V _{P-P}	
Differential least Dates.		Device powered on, f ≤ 2GHz		19		-ID	
Differential Input Return Loss	S _{DD11}	Device powered on, f ≤ 5GHz		12		dB	
Common-Mode Input Return	C	Device powered on, 1GHz ≤ f ≤ 2GHz		11		dB	
Loss	S _{CC11}	Device powered on, 2GHz ≤ f ≤ 5GHz	14			ub	
Rx OUTPUT SPECIFICATION							
Differential Output Resistance	R _{OUTDIFF}		75	100	125	Ω	
Differential Outrot Detum		Device powered on, f ≤ 2GHz		19		-ID	
Differential Output Return Loss	S _{DD22}	Device powered on, 2GHz ≤ f ≤ 5GHz		15		– dB	
Common-Mode Output Return		Device powered on, f ≤ 2GHz		14			
Loss	S _{CC22}	Device powered on, 2GHz ≤ f ≤ 5GHz		10		dB	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97 V \text{ to } 3.63 V, T_A=-40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}; \text{CML receiver output is AC-coupled to differential } 100 \Omega \text{ load; registers are set to default values, unless implied by test conditions. Typical values are at <math>V_{CC}=3.3 V, T_A=+25 ^{\circ}\text{C}, \text{ data rate}=2.5 \text{Gbps, } I_{BIAS}=20 \text{mA}, \text{ and } I_{MOD}=40 \text{mA}, \text{ unless otherwise noted.}) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
CML Differential Output		$4mV_{P-P} \le V_{IN} \le 120$ SET_CML[3:0] = 10		600	800	1000	\/
Voltage		$4mV_{P-P} \le V_{IN} \le 120$ SET_CML[3:0] = 0	0mV _{P-P} ,		410		mV _{P-P}
CML Differential Output Voltage When Disabled		Output AC-coupled SET_CML[3:0] = 10				5	mV _{P-P}
Data Output Transition Time		$4mV_{P-P} \le V_{IN} \le 120$ SLEW_RATE = 1	0mV _{P-P} ,		85	115	
(20% to 80%) (Note 2)		$4mV_{P-P} \le V_{IN} \le 120$ SLEW_RATE = 0	0mV _{P-P} ,		140	200	- ps
LOS Output High Voltage	V _{OH}	$R_{LOS} = 4.7 k\Omega - 10 k$	Ω to V $_{ m CC}$	V _{CC} - 0.1			V
LOS Output Low Voltage	V _{OL}	$R_{LOS} = 4.7 k\Omega - 10 k$	Ω to V $_{ m CC}$	0		0.4	V
Rx TRANSFER CHARACTERIS	TICS						
		2.5Gbps, 4mV _{P-P} ≤ SET_CML[3:0] = 10			7	15	
Deterministic Jitter (Notes 2, 3)	DJ	1.25Gbps, 4mV _{P-P} : SET_CML[3:0] = 10			10	20	ps _{P-P}
		125Mbps, $4mV_{P-P} \le V_{IN} \le 1200mV_{P-P}$, SET_CML[3:0] = 10d, K28.5 pattern			21		
Random Jitter	RJ	Input = 4mV _{P-P} at 2 1111 0000 pattern, (Notes 2, 4)	2.5Gbps, SET_CML[3:0] = 10d		3.5	5	ps _{RMS}
Low-Frequency Cutoff (Simulated Value)		I/O coupling capaci	tors = 1µF		10		kHz
Small-Signal Bandwidth (Simulated Value)		SLEW_RATE = 1			2.0		GHz
LOS SPECIFICATIONS (Notes	2, 5)	1				,	l
LOS Hysteresis		10log(V _{DEASSERT} /V	ASSERT)	1.25	2.2		dB
LOS Assert/Deassert Time		(Note 6)		2.3		30	μs
		LOS_RANGE = 0		4.6		36	\/
LOS Assert Sensitivity Range		LOS_RANGE = 1		14		115	mV _{P-P}
			SET_LOS = 5	3	3.8	4.6	
		LOS assert	SET_LOS = 31	18	23	28	
LOS Assert/Deassert Level			SET_LOS = 63	36	47	56	mV _{P-P}
(Low Range, LOS_RANGE = 0)			SET_LOS = 5	5	6.5	8	
		LOS deassert	SET_LOS = 31 SET_LOS = 63	32	39	46	_
			64	80	95		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 2.97 \text{V to } 3.63 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}; \text{CML receiver output is AC-coupled to differential } 100 \Omega \text{ load; registers are set to default values, unless implied by test conditions. Typical values are at <math>V_{CC} = 3.3 \text{V}, T_A = +25 ^{\circ}\text{C}, \text{ data rate } = 2.5 \text{Gbps, } I_{BIAS} = 20 \text{mA}, \text{ and } I_{MOD} = 40 \text{mA}, \text{ unless otherwise noted.}) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
			SET_LOS = 5	9	11.5	14	
		LOS assert	SET_LOS = 31	55	68	80	
LOS Assert/Deassert Level			SET_LOS = 63	115	138	160	mV_{P-P}
(High Range, LOS_RANGE = 1)			SET_LOS = 5	15	19	23	IIIVP-P
		LOS deassert	SET_LOS = 31	97	117	136	
			SET_LOS = 63	197	238	278	
Tx INPUT SPECIFICATIONS	T	T					
Differential Input Resistance					13		kΩ
Internal Common-Mode Bias Voltage		For AC-coupled op	eration		1.3		V
Differential Input Voltage		DC-coupled, 100Ω, Figure 1 and Figure	differential resistors, e 3	0.2		1.6	V_{P-P}
Common-Mode Input Voltage Range		DC-coupled, Figure	e 1 and Figure 3	1.125		V _{CC} - V _{IN} /2.5	V
DICABLE		DISABLE = V _{CC}				10	^
DISABLE Input Current		DISABLE = GND			33	60.5	μΑ
DISABLE Input High Voltage	V _{IH}			1.8	, ,	V _{CC}	V
DISABLE Input Low Voltage	V _{IL}			0		0.8	V
DISABLE Input Hysteresis	V _{HYST}				80		mV
DISABLE Input Impedance	R _{PULL}	Pullup resistor		60	100	138	kΩ
Tx OUTPUT SPECIFICATIONS							
FAULT Output High Voltage	V _{OH}	R_{FAULT} is $4.7k\Omega$ - 1	I0k Ω to V _{CC}	V _{CC} - 0.	1		V
FAULT Output Low Voltage	V _{OL}	R_{FAULT} is $4.7k\Omega$ - 1	I0k Ω to V $_{CC}$	0		0.4	V
LASER MODULATOR	,	,					
Maximum Modulation-On Current				85			mA
Minimum Modulation-On Current						5	mA
Modulation Current DAC Stability		10mA ≤ I _{MOD} ≤ 85mA (Notes 2, 7)			1	4	%
Modulation Current Rise/Fall		20% to 80%, 10mA \leq I _{MOD} \leq 88 R _{LOAD} = 12 Ω , TRF[1:0] = 11b			65	120	no
Time (Note 2)		20% to 80%, 10mA $R_{LOAD} = 12\Omega$, TRF			72		ps
Compliance Voltage at TOUT	V _{TOUT}	Instantaneous voltage, 10mA ≤ I _{MOD} ≤ 85mA		0.6		2.4	V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97 \text{V to } 3.63 \text{V}, T_A=-40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}; \text{CML receiver output is AC-coupled to differential } 100 \Omega \text{ load; registers are set to default values, unless implied by test conditions. Typical values are at <math>V_{CC}=3.3 \text{V}, T_A=+25 ^{\circ}\text{C}, \text{ data rate}=2.5 \text{Gbps, } I_{BIAS}=20 \text{mA}, \text{ and } I_{MOD}=40 \text{mA}, \text{ unless otherwise noted.}) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		10mA ≤ I _{MOD} ≤ 85mA, 2.5Gbps		15	40		
Deterministic Jitter	DJ	10mA ≤ I _{MOD} ≤ 85mA, 1.25Gbps		15		nce e	
(Notes 2, 3)	D3	$10\text{mA} \le I_{\text{MOD}} \le 85\text{mA}, 125\text{Mbps},$ K28.5 pattern		20		psp₋p	
Random Jitter	RJ	10mA ≤ I _{MOD} ≤ 20mA, 1111 0000 pattern		1.2	1.65	202112	
(Notes 2, 4)	NU	$20\text{mA} \le I_{MOD} \le 85\text{mA}$, 1111 0000 pattern		1	1.45	ps _{RMS}	
BIAS GENERATOR							
Maximum Bias Current		Current into TOUT	70			mA	
Minimum Bias Current		Current into TOUT			1	mA	
Bias Current DAC Stability		$2mA \le I_{BIAS} \le 70mA$, $V_{TOUT} = 2V$ (Notes 2, 7)		1	4	%	
		External resistor to GND defines voltage gain, I _{BIAS} = 1.5mA	54	58	72		
Bias Current Monitor Current	I _{BIAS} /	External resistor to GND defines voltage gain, I _{BIAS} = 5.7mA	54	65	73	A/A	
Gain	IBMON E	External resistor to GND defines voltage gain, I _{BIAS} = 39mA	64	72	80		
		External resistor to GND defines voltage gain, I _{BIAS} = 70mA	64	72	80		
Compliance Voltage Range at BMON	V _{BMON}		0		1.8	V	
BMON Current Gain Stability (as Bias Monitor)		$2mA \le I_{BIAS} \le 70mA \text{ (Notes 2, 7)}$		2	5	%	
LASER CONTROL SPECIFICAT	TIONS						
APC Loop Stability (1.25Gbps,		$I_{MDINAVG} = 50\mu A, K_{MD} \times SE = 0.005$		0.1		10log(dB)	
2 ²³ - 1 PRBS Pattern) (Note 8)		$I_{MDINAVG} = 2mA, K_{MD} \times SE = 0.05$		0.1		Tolog(db)	
APC Loop Stability (2.5Gbps,		$I_{MDINAVG} = 50\mu A, K_{MD} \times SE = 0.005$		0.1		10log(dB)	
2 ²³ - 1 PRBS Pattern) (Note 8)		$I_{MDINAVG} = 2mA, K_{MD} \times SE = 0.05$		0.1		Tolog(db)	
ERC Loop Stability (1.25Gbps, 2 ²³ - 1 PRBS Pattern,		$I_{MDINAVG} = 50\mu A, K_{MD} \times SE = 0.005$		0.5		10log(dB)	
e _R = 11dB) (Note 8)		$I_{MDINAVG} = 2mA, K_{MD} \times SE = 0.05$		0.5		10.09(0.2)	
ERC Loop Stability (2.5Gbps, 2 ²³ - 1 PRBS Pattern,		$I_{MDINAVG} = 50\mu A, K_{MD} \times SE = 0.005$		1.3		10log(dB)	
e _R = 11dB) (Note 8)		$I_{MDINAVG} = 2mA, K_{MD} \times SE = 0.05$		1.1			
MDIN Bias Voltage	V _{MDIN}			1.2		V	
MD Average Current Range	I _{MDINAVG}	Average current into MDIN	50		2000	μΑ	
Programmable Extinction Ratio Range	e _R	P1/P0 (DPC closed-loop operation)	5	16	24		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97 \text{V to } 3.63 \text{V}, T_A=-40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}; \text{CML receiver output is AC-coupled to differential } 100 \Omega \text{ load; registers are set to default values, unless implied by test conditions. Typical values are at <math>V_{CC}=3.3 \text{V}, T_A=+25 ^{\circ}\text{C}, \text{ data rate}=2.5 \text{Gbps, } I_{BIAS}=20 \text{mA}, \text{ and } I_{MOD}=40 \text{mA}, \text{ unless otherwise noted.}) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MD Current Monitor/BMON Activation Time		From the rising edge of the final SCL clock of the 3-wire cycle to 90% of steady state at BMON		100		ns
SAFETY FEATURES						
Fault Threshold Voltage at TOUT	V _{TOUT}	Fault always occurs for $V_{TOUT} < 0.35V$, fault never occurs for $V_{TOUT} \ge 0.55V$	0.35		0.55	V
Fault Threshold Voltage at MDIN	V _{MDIN}	Fault always occurs for $V_{MDIN} < 0.3V$, fault never occurs for $V_{MDIN} \ge 0.5V$	0.3		0.5	V
Fault Threshold Voltage at IOUT		Fault always occurs for $V_{IOUT} < V_{CCTO}$ - 1.7V, fault never occurs for $V_{IOUT} \ge V_{CCTO}$ - 1.45V, $V_{CCTO} = 3.3V$	V _{CCTO} - 1.7		V _{CCTO} - 1.45	V
Fault Threshold Voltage at VCCTO		Fault always occurs for $V_{CCTO} < 2V$; fault never occurs for $V_{CCTO} \ge 2.95V$	2		2.95	V
Maximum Laser Current in Disable State		Combined total current into TOUT during fault, DISABLE = 1, or TX_EN = 0			100	μΑ
Tx TIMING SPECIFICATIONS						
DPC Loop Initialization Time	[†] APCINIT	I _{BIAS} = 40mA and I _{MOD} = 60mA, I _{BIAS_INT} = 8mA, time from restart to I _{BIAS} and I _{MOD} at 90% of steady state		3		μs
DISABLE Assert Time	[†] OFF	Time from rising edge of DISABLE input signal to I _{BIAS} and I _{MOD} at 10% of steady state (Note 2)		30	100	ns
DISABLE Negate Time	ton	Time from falling edge of DISABLE input signal to I _{BIAS} and I _{MOD} at 90% of steady state (Note 2)		200	300	ns
Fault Assert Time	[†] FAULT	Time from fault condition to FAULT high, $C_{FAULT} \leq$ 20pF, R_{FAULT} is $4.7 k\Omega$ - $10 k\Omega$ to V_{CC} (Note 2)	9		10	μs
DISABLE to Reset		Minimum required time DISABLE must be held high to reset a fault		100		ns
Rx OUTPUT LEVEL DAC						
Full-Scale Voltage	V _{FS}	SET_CML[3:0] = 15d	820	1000		mV_{P-P}
Resolution		4 bits		40		mV _{P-P}
LOS THRESHOLD DAC						
Full-Scale Voltage		LOS_RANGE = 0		47		mV_{P-P}
Transoalo voltago		LOS_RANGE = 1		138		∀ P-P
Resolution		LOS_RANGE = 0		0.75		mV_{P-P}
		LOS_RANGE = 1		2.2		
Integral Nonlinearity		SET_LOS[5:0] = 5d to 63d		±0.7		LSB

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97V\ to\ 3.63V,\ T_A=-40^{\circ}C\ to\ +95^{\circ}C;\ CML\ receiver\ output\ is\ AC-coupled\ to\ differential\ 100\Omega\ load;\ registers\ are\ set\ to\ default\ values,\ unless\ implied\ by\ test\ conditions.$ Typical values are at $V_{CC}=3.3V,\ T_A=+25^{\circ}C,\ data\ rate=2.5Gbps,\ I_{BIAS}=20mA,\ and\ I_{MOD}=40mA,\ unless\ otherwise\ noted.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
BIAS CURRENT DAC						
Full-Scale Current	I _{FS_BIAS}	I _{BIAS} = (12 + BIASREG[9:0]) x LSB_BIAS	70	78		mA
Resolution	LSB_BIAS	10-bit DAC		75		μΑ
MODULATION CURRENT DAC						
Full-Scale Current	I _{FS_MOD}	I _{MOD} = (20 + MODREG[8:0]) x LSB_MOD	85	89		mA
Resolution	LSB_MOD	9-bit DAC		167		μΑ
3-WIRE DIGITAL INTERFACE						
Input High Voltage	V_{IH}		2.0		V _{CC}	V
Input Low Voltage	V _{IL}				0.8	V
Input Hysteresis	V _{HYST}			80		mV
Input Leakage Current	I _{IL} , I _{IH}	Voltage at pin 0V to V_{CC} , internal pullup or pulldown 75k Ω typical			85	μΑ
Output High Voltage	V _{OH}	External pullup of 4.7kΩ to V _{CC}	V _{CC} - 0.1			V
Output Low Voltage	V _{OL}	External pullup of 4.7k Ω to V _{CC}			0.4	V
3-WIRE DIGITAL INTERFACE T	IMING (Figure	6)				
SCL Clock Frequency	f _{SCL}				1	MHz
SCL Pulse-Width High	t _{CH}		0.5			μs
SCL Pulse-Width Low	t _{CL}		0.5			μs
SDA Setup Time	t _{DS}			100		ns
SDA Hold Time	t _{DH}			100		ns
SCL Rise to SDA Propagation Time	t _D			5		ns
CSEL Pulse-Width Low	t _{CSW}		500			ns
CSEL Leading Time Before the First SCL Edge	tL			500		ns
CSEL Trailing Time After the Last SCL Edge	t _T			500		ns
SDA, SCL External Load	C _B	Total bus capacitance on one line			20	рF

- **Note 1:** Specifications at $T_A = -40^{\circ}$ C and $T_A = +95^{\circ}$ C are guaranteed by design and characterization, .
- **Note 2:** Guaranteed by design and characterization, $T_A = -40^{\circ}\text{C}$ to $+95^{\circ}\text{C}$.
- Note 3: The data input transition time is controlled by 4th-order Bessel filter with f_{-3dB} = 0.75 x 1.25GHz and f_{-3dB} = 0.75 x 2.5GHz, respectively. The deterministic jitter caused by this filter is not included in the DJ. A 2²³ 1 PRBS equivalent pattern was used.
- Note 4: RJ was tested without input filter.
- Note 5: For all Rx LOS specifications LOS_LOWBW = 1 for 1.25Gbps operation and LOS_LOWBW = 0 for 2.5Gbps operation.
- Note 6: Measurement includes an input AC-coupling capacitor of 0.1µF. The signal at the RIN input is switched between two amplitudes: Signal_ON and Signal_OFF.
 - 1) Receiver operates at sensitivity level plus 1dB power penalty

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97V\ to\ 3.63V,\ T_A=-40^{\circ}C\ to\ +95^{\circ}C;\ CML\ receiver\ output\ is\ AC-coupled\ to\ differential\ 100\Omega\ load;\ registers\ are\ set\ to\ default\ values,\ unless\ implied\ by\ test\ conditions.$ Typical values are at $V_{CC}=3.3V,\ T_A=+25^{\circ}C,\ data\ rate=2.5Gbps,\ I_{BIAS}=20mA,\ and\ I_{MOD}=40mA,\ unless\ otherwise\ noted.)$ (Note 1)

- a) Signal_OFF = 0
 Signal_ON = 10log(min_assert_level) + 8dB
 b) Signal_ON = 10log(max_deassert_level) + 1dB
 Signal_OFF = 0
- 2) Receiver operates at overload

 $Signal_OFF = 0$

 $Signal_ON = 1.2V_{P-P}$

max_deassert_level and min_assert_level are measured for one SET_LOS setting

Note 7: Stability is defined [I_{MEASURED}) - (I_{REFERENCE})]/(I_{REFERENCE}) over the listed current range temperature and supply variation. Reference current measured at V_{CC} = 3.3V and T_A = +25°C. Measured current is measured at V_{CC} = 3.3V ±5% and T_A = -40°C to +95°C.

Note 8: K_{MD} is the laser diode to monitor diode gain in A/W. SE is the laser's slope efficiency.






Figure 1. TIN Input Voltage Diagram


125Mbps to 3.125Gbps Integrated Limiting Amplifier/ Laser Driver with Dual-Loop Power Control


Typical Operating Characteristics


(Typical values are at $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$, data pattern = 2^{23} - 1 PRBS, unless otherwise noted.)
























125Mbps to 3.125Gbps Integrated Limiting Amplifier/ Laser Driver with Dual-Loop Power Control

Pin Configuration



Pin Description

PIN	NAME	OUTPUT FUNCTION	EQUIVALENT CIRCUIT
1	FAULT	Transmitter Fault, Open-Drain. Logic-high indicates a fault condition has been detected (FAULT_POL = 1). It remains high even after the fault condition has been removed. A logic-low occurs when the fault condition has been removed and the fault latch has been cleared by toggling the DISABLE signal, or by setting MODECTRL = 68h. FAULT should be pulled up to 3.3V supply through a 4.7k Ω to 10k Ω resistor. Note that pulling up the pin to a supply voltage above V _{CCX} can turn on the ESD protection diode.	PROTECTION FAULT
2	DISABLE	Transmitter Disable Input, TTL/CMOS. Set to logic-low for normal operation (DIS_POL = 1). Logic-high or open disables both the modulation current and the bias current. Internally pulled up by a $100 \text{k}\Omega$ resistor to V_{CCX} .	DISABLE VCCX VCCX VCCX VCCX PROTECTION PROTECTION

125Mbps to 3.125Gbps Integrated Limiting Amplifier/ Laser Driver with Dual-Loop Power Control

PIN	NAME	OUTPUT FUNCTION	EQUIVALENT CIRCUIT
3	CSEL	Chip-Select Input, CMOS. Setting CSEL to logic-high starts a cycle. Setting CSEL to logic-low ends the cycle and resets the control state machine. Internally pulled down by a $75k\Omega$ resistor to ground.	CSEL PROTECTION VCCD PROTECTION TO THE PROTECTI
4, 5	ROUT+, ROUT-	Differential Receiver Data Output, CML. This output has 50Ω terminations to V_{CC} . Polarity is set by the RX_POL bit.	SET_CML VCCX FSD FOUT+ ROUT+ ROUT-
6	SCL	Serial-Clock Input, CMOS. Internally pulled down by a $75\text{k}\Omega$ resistor to ground.	SCL PROTECTION VCCD PROTECTION TO THE PROTECTIO
7	V _{CCD}	Power Supply. Provides supply voltage to the digital block.	_
8	SDA	Serial-Data Bidirectional Input, CMOS. Opendrain output. This pin has a $75 k\Omega$ internal pullup, but it requires an external $4.7 k\Omega$ to $10 k\Omega$ pullup to meet 3-wire timing specifications.	SDA VCCD VCCD VCCD VCCD VCCD PROTECTION = =

125Mbps to 3.125Gbps Integrated Limiting Amplifier/ Laser Driver with Dual-Loop Power Control

PIN	NAME	OUTPUT FUNCTION	EQUIVALENT CIRCUIT
9, 10	N.C.	No Connection. Not internally connected.	_
11, 12	TIN+/TIN-	Differential Transmitter Data Input. This differential $13k\Omega$ input is compatible with LVDS, PECL, and CML input levels. The polarity is set by the TX_POL bit.	$\begin{array}{c c} & & & & & & & \\ & & & & & \\ & & & & & $
13	TP	Test Pin. Leave pin unconnected.	_
14	TOUT	Noninverting Laser Diode Modulation and Bias Current Output. Connect to the cathode of the laser diode. A differential 1 at TIN± results in current flow at the laser.	PROTECTION VCCTO IOUT TOUT
15	IOUT	Inverting Laser Diode Modulation and Bias Current Output. Connect to the anode of the laser diode.	BIASREG MODREG
16	V _{CCTO}	Power-Supply Connection. Provides supply voltage to the transmitter output.	_

125Mbps to 3.125Gbps Integrated Limiting Amplifier/ Laser Driver with Dual-Loop Power Control

PIN	NAME	OUTPUT FUNCTION	EQUIVALENT CIRCUIT
17	MDREF	Monitor Diode Reference. Connect this to a filtered $V_{\mbox{\scriptsize CCTO}}$.	MDREF Vccx
18	MDIN	Monitor Diode Input. Connect this pin to the anode of the monitor diode. MDIN can be left open for open-loop operation. Keep capacitance minimized at this pin.	MDIN = 40Ω
19	BMON	Bias Current/Laser Power Monitor Output. Current out of this pin develops a ground-referenced voltage across external resistor(s) that is proportional to the laser bias current or MDIN pin current. The current sourced by this pin is typically 1/72 the laser bias current.	V _{CCX} BMON ESD PROTECTION ———————————————————————————————————
20, 23	V _{CCX}	Transceiver Power Supply. Provides supply voltage to the receiver and transmitter cores.	_
21, 22	RIN-, RIN+	Differential Receiver Data Input. Contains 100Ω differential termination on-chip. Connect these inputs to the TIA outputs using $1\mu\text{F}$ coupling capacitors.	RIN+ VCCX VCCX-1.2V 50Ω 50Ω PROTECTION

125Mbps to 3.125Gbps Integrated Limiting Amplifier/ Laser Driver with Dual-Loop Power Control

PIN	NAME	OUTPUT FUNCTION	EQUIVALENT CIRCUIT
24	LOS	Receiver Loss-of-Signal (LOS) Output, Open Drain. This output goes to a logic-high when the level of the input signal drops below the SET_LOS register threshold. Polarity is set by LOS_POL. All LOS circuitry can be disabled by setting LOS_EN = 0. The LOS output is pulled up to host V_{CC} with a $4.7 k\Omega$ to $10 k\Omega$ resistor.	PROTECTION LOS
_	EP	Exposed Pad. Ground. This is the only electrical connection to ground on the MAX3711 and must be soldered to circuit board ground for proper thermal and electrical performance (see the <i>Exposed-Pad Package and Thermal Considerations</i> section).	_

125Mbps to 3.125Gbps Integrated Limiting Amplifier/ Laser Driver with Dual-Loop Power Control




Figure 2. Functional Diagram

Detailed Description

The MAX3711 combines a high-gain limiting amplifier with a laser driver. The limiting amplifier includes offset cancellation and programmable signal-detect threshold. The laser driver includes average power and extinction ratio control, average or peak laser power measurement capability, overcurrent limiting, bias current/MD current monitor, and fault detection. A 3-wire serial control interface enables an external controller to set all parameters necessary for operation of the limiting amplifier and laser diode driver. The interface enables real-time laser bias and/or modulation current control and provides operation and status readouts.

The features and performance are specifically designed to be compatible with low-cost microcontrollers. The MAX3711 includes all the logic required for laser protection, control loop operation, and monitor diode current measurement.

1.25Mbps to 3.125Gbps Limiting Amplifier Block Description

Limiting Amplifier

The limiting amplifier consists of a multistage amplifier, offset-correction circuit, output buffer, and loss-of-signal/signal-detect circuitry. Its low noise (1.3mV_{P-P} typical sensitivity) and high gain can provide 0.3dB to 0.5dB of additional sensitivity in typical 2.5Gbps applications. Programmable configuration options (LOS threshold, LOS polarity, CML output with adjustable level, slew rate, and output polarity) enhance layout flexibility and ROSA compatibility.

High-Speed Input Signal Path

The inputs, RIN±, have an internal 100Ω differential termination and should be AC-coupled to the transimpedance amplifier.

Offset Cancellation

The limiting amplifier has approximately 68dB of gain, which makes it very susceptible to both DC offsets and pulse-width distortion in the signal from the transimpedance amplifier. A low-frequency feedback loop provides offset cancellation to compensate for these effects; the nominal small-signal low-frequency cutoff of the offset cancellation loop is 10kHz when 1µF AC-coupling capacitors are used.

Loss-of-Signal Circuitry (LOS)

This block detects amplitude of the incoming signal and compares it against a preset threshold, which is controlled by <u>SET_LOS</u>[5:0]. The programming range of the LOS assert level is 3.8mV_{P-P} to 138mV_{P-P}.

Changing the LOS threshold during operation (i.e., without executing a reset) does not cause a glitch or incorrect LOS output. The detector has 2dB of hysteresis to control chatter at the LOS output. The LOS output polarity is controlled by the LOS_POL bit. The entire LOS circuit block can be disabled by setting LOS_EN = 0.

Output Drivers

The CML data outputs, ROUT±, are terminated with 50Ω to V_{CCX} . The differential output level can be programmed through the <u>SET_CML</u>[3:0] register between 410mV_{P-P} and 1000mV_{P-P} , and the output polarity can be inverted. Serial commands can also be used to manually disable the output (to its common-mode voltage, i.e., near zero differential voltage DC), or cause the limiting amp to automatically disable the output under an LOS condition (squelch through the SQ_EN bit). The output slew rate can be optimized for either 2.5Gbps or low data-rate operation by setting the SLEW_RATE bit.

1.25Mbps to 3.125Gbps Laser Driver Block Description

The laser driver consists of TIN± differential high-speed input buffers, TIN± polarity switch buffers, DISABLE TTL/CMOS input buffer, combined laser modulator and bias generator, monitor diode current input buffer with calibration features, analog bias current monitor, analog transmit power monitor, APC and ERC loop circuitry, eyesafety monitoring, and FAULT output buffer.

Differential High-Speed Input Buffers

The high-speed laser driver data inputs, TIN \pm , are compatible with LVDS, LVPECL, and CML outputs. TIN \pm should be DC-coupled with external differential termination of 100 Ω placed close to the input pins. The TIN \pm inputs can also be DC-coupled to an LVDS output using 100 Ω differential termination. The polarity of TIN \pm can be inverted by the TX_POL bit.

Laser Modulator and Bias Generator

The laser modulator provides DC coupled current into the cathode of the laser diode at the TOUT pin. The modulation current amplitude is set by MODREG[8:0].




Figure 3. Interfacing to the MAX3711 TIN± Inputs

The modulation current DAC guarantees modulation amplitudes up to 85mA.

The amplitude of the laser bias current is controlled by <u>BIASREG[9:0]</u>. The laser bias current DAC guarantees values up to 70mA.

Note that TOUT and IOUT are not differential in the general sense; TOUT must be connected to the laser diode cathode and the cascoded IOUT pin must be connected to the laser diode anode.

Monitor Diode Current Input Buffer

The input stage covers a large input signal range by having adjustable gain settings. The KIMD[1:0] bits set the current gain. This is followed by an adjustable transimpedance amplifier (TIA). The TIA gain settings are programmed by the KRMD[2:0] bits. The input has high bandwidth, allowing the MAX3711 to monitor not only average laser power, but also extinction ratio.

MDIN current is mirrored at the BMON output and selected by setting MDMON_EN = 1 and MON_SEL = 1. In this mode, the current sourced by BMON is scaled by K_{IMD} , where the value K_{IMD} is set by the KIMD[1:0] bits. The high bandwidth of the MDIN–BMON path enables tuning of the laser-to-monitor diode external components

to minimize crosstalk and to optimize filtering on the MDIN signal.

Average Power and Extinction Ratio Control Circuitry
The MAX3711 includes full closed-loop control of laser
average power and extinction ratio. Figure 4 shows the
dual power control, or DPC, loop. Operation is as follows:

The monitor diode (MD) is connected to the MDIN pin, and the MD current is amplified by a gain set by the KIMD[1:0] and KRMD[2:0] bits.

The output of the MDIN input buffer is sent through a programmable filter, controlled by the CPRG[4:0], MDLBW[1:0], and MDRNG bits.

The filter output is fed to a 10MS/s analog-to-digital converter (ADC), where the peak values of both the high current and the low current (proportional to the high power and low power of the laser) are determined and converted to 16-bit digital words, MD0REGH[7:0] and MD0REGL[7:0], and MD1REGH[7:0] and MD1REGH[7:0]. The values are MD0[15:8] = MD0REGH[7:0], MD0[7:0] = MD0REGL[7:0], MD1[15:8] = MD1REGH[7:0], MD1[7:0] = MD1REGL[7:0]. The number of averages used to generate MD1[15:0] and MD0[15:0] is determined by MDAVG_CNT.

To monitor average transmitter power, use the following equation:

$$P_{AVG} = 0.00292 \times \frac{\frac{MD0[15:0]}{8} + MD1[15:0]}{512 \times KIMD \times KRMD \times K_{MD}}$$

where $K_{\mbox{\scriptsize MD}}$ is the laser diode to monitor diode gain in A/W.

For example, if $K_{MD}=0.1$, KIMD[1:0]=00 (gain = 1), KRMD[2:0]=000 (gain = 2800Ω), MD0[15:0]=35750d, and MD1[15:0]=44680d, the calculated $P_{AVG}=1$ mW.

Returning to the main forward path of the DPC, MD1[15:0] and MD0[15:0] are used to compute the average power and extinction ratio at the MDIN input in the "COMPUTATION" block (Figure 4). These values are compared with the target values of average power (SET_2XAPC[7:0]) and extinction ratio (ERSET[3:0] bits). If the error magnitude is greater than the value set by THRSHLD, then the output registers BIASREG[9:0] and MODREG[8:0] are updated with the error value.

The update value is limited by the $\underline{BIASINC}[3:0]$ and $\underline{MODINC}[3:0]$ registers.

The <u>IBIASMAX</u>[7:0] and <u>IMODMAX</u>[7:0] values are used to limit <u>BIASREG</u>[9:2] and <u>MODREG</u>[8:1]. Note only the upper 8 bits of the output current registers are compared.

The "CONTROL" block (Figure 4) controls the updating and startup behavior of the entire DPC.

The bits APC_EN and DPC_EN control the operating mode of the DPC:

Full DPC Mode. DPC_EN = 1, APC_EN = X: BIASREG[9:0] and MODREG[8:0] are controlled based on the SET_2XAPC[7:0] register and ERSET[3:0] targets.

APC Only Mode. DPC_EN = 0, APC_EN = 1: The BIASREG[9:0] register is controlled based on the SET_2XAPC[7:0] target and MODREG[8:0] is controlled directly through SET_IMOD[7:0]. MODINC[4:0] is used to adjust the lower bits of MODREG[8:0] using two's complement to increase or decrease its value.




Figure 4. DPC Loop Diagram

Open Loop Mode. DPC_EN = 0, APC_EN = 0: The BIASREG[9:2] register is controlled directly by SET_IBIAS[7:0] and MODREG[8:1] is controlled directly by SET_IMOD[7:0]. Registers BIASINC[4:0] and MODINC[4:0] are used to adjust the lower bits of BIASREG[9:0] and MODREG[8:0] using two's complement.

The DPC acquisition mode is controlled by several bits: RESTART, IBUPDT_EN, IMUPDT_EN, DPC_RUN, and DPC_STOP.

Anytime the DPC FSM is reset (through an unmasked fault or if RESTART is issued), BIASREG[9:2] and MODREG[8:1] are optionally reinitialized to SET_IBIAS[7:0] and SET_IMOD[7:0], respectively. Reinitialization is accomplished by setting bit IBUPDT_EN (for BIASREG[9:0]) or IMUPDT_EN (for MODREG[8:0]) to 1.

The bit RESTART resets the state machine, sets DPC_RUN = 1, and reinitializes <u>BIASREG[9:2]</u> and <u>MODREG[8:1]</u>, subject to IBUPDT_EN and IMUPDT_EN, respectively. The state machine then moves to a coarse acquisition mode, a binary-search mode, and finally a steady-state mode where averaging begins. In steady-state mode, the SSMODE status bit is set high and RESTART is reset.

In coarse acquisition mode, the $\underline{\text{BIASREG}}[9:0]$ step size is 2 x $\underline{\text{BIASINC}}[3:0]$ and the $\underline{\text{MODREG}}[8:0]$ step size is 2 x $\underline{\text{MODINC}}[3:0]$. An update is made every 200ns.

The bit DPC_STOP prevents the DPC from updating the output registers, while DPC_RUN allows the DPC to operate. If a 1 is written to DPC_STOP, DPC_RUN is reset to 0. If a 1 is written to DPC_RUN, DPC_STOP is reset to 0. Writing a 0 to either bit has no affect. If the state machine is not in steady state, setting DPC_STOP = 1 forces it into steady state. Note that the loop no longer updates BIASREG[9:0] and MODREG[8:0] since DPC_STOP is high.

Power-On Reset (POR)

A power-on-reset circuit provides proper startup sequencing and ensures that the laser is off while the supply voltage is ramping or below a specified threshold (~2.55V). The serial interface can also be used to command a manual reset at any time by setting SOFTRESET = 1, which is identical to a power-on reset. When using SOFTRESET, the MAX3711 transmitter must be disabled, either by the DISABLE pin or by setting TX_EN = 0. Either power-on or soft reset requires approximately 50µs to complete. The recommended POR procedure is as follows:

- POR sets all registers to their defaults.
- Controller initiates 3-wire communication after POR with MAX3711 by repeatedly reading out the LVFLAG (V_{CCTO} flag) bit until the 1-to-0 transition occurs (V_{CCTO} is needed for the Tx output and DPC only).
- Controller writes/initializes all registers (see the DPC startup procedure).

BMON Functions

The BMON pin can be selected to either provide a monitor of the laser bias current or the MDIN pin current. It sources 1/72 of the laser bias current when the MON_SEL bit is 0 (default). A resistor to ground sets the full-scale voltage range and can be monitored by an external ADC. When BMON is set to replicate the MDIN current (MON_SEL = 1 and MDMON_EN = 1), the pin sources a KIMD[1:0]-scaled MD current.

Eye Safety Circuitry

The eye safety circuitry consists of fault detection, faults, and fault masking. Certain pins of the device are monitored for conditions that indicate non-standard operation (Figure 5).

A fault disables the transmitter's bias and modulation current DACs and the Tx circuitry remains in a fault state until cleared by toggling DISABLE, cycling power, or writing 68h to MODECTRL[7:0]. Faults are maskable, meaning that by setting the mask bits high, specific faults do not cause the device to become disabled. Faults are indicated by the TXINLOS, FMD, FIOUT, LVFLAG, and FTOUT bits. Note that a fault at MDIN (indicated by FMD) can be masked, but still causes the DPC to stop operation, regardless of the mask. In this condition, the DPC must be started to resume operation (set DPC_RUN = 1 or RESTART = 1).

125Mbps to 3.125Gbps Integrated Limiting Amplifier/ Laser Driver with Dual-Loop Power Control




Figure 5. Eye Safety Circuitry

Table 1. Circuit Response to Single-Point Faults

PIN	NAME	SHORT TO V _{CC}	SHORT TO GND	OPEN		
1	FAULT	No effect, but open-drain nMOS output life can be stressed (Note 1)	No effect (Note 1)	No effect (Note 1)		
2	DISABLE	Tx output is off if DIS_POL = 1 (default) No effect if DIS_POL = 0	No effect if DIS_POL = 1 (default) Tx output is off if DIS_POL = 0 (Note 1)	Tx output is off if DIS_POL = 1 (default) No effect if DIS_POL = 0		
3	CSEL	No effect (Note 1)	No effect (Note 1)	No effect (Note 1)		
4	ROUT+	No effect (Note 1)	No effect (Note 1)	No effect (Note 1)		
5	ROUT-	No effect (Note 1)	No effect (Note 1)	No effect (Note 1)		
6	SCL	No effect (Note 1)	No effect (Note 1)	No effect (Note 1)		
7	V _{CCD}	No effect	POR on	POR on		
8	SDA	No effect, but open-drain nMOS output life can be stressed (Note 1)	No effect (Note 1)	No effect (Note 1)		
9	N.C.	No effect	No effect	No effect		
10	N.C.	No effect	No effect	No effect		
11	TIN+	TXINLOS flag asserted	TXINLOS flag is asserted	No effect depending on TIN- amplitude		
12	TIN-	TXINLOS flag asserted	TXINLOS flag is asserted	No effect depending on TIN+ amplitude		
13	TP	No effect	No effect	No effect		
14	TOUT	Laser diode is off	FAULT asserted, laser power exceeds programmed value	FAULT asserted		
15	IOUT	No effect	FAULT asserted	FAULT asserted		
16	V _{ССТО}	No effect	LVFLAG flag asserted, laser diode is off	LVFLAG asserted, laser diode is off		
17	MDREF	No effect	No effect	No effect		
18	MDIN	Output current limited by IBIASMAX[7:0] and IMODMAX[7:0]	FMD flag asserted	Output current limited by IBIASMAX[7:0]		
19	BMON	No effect	No effect (Note 1)	No effect		
20	V _{CCX}	No effect	Board supply collapsed, POR on (Note 2)	No effect (Note 3)—Redundant path		
21	RIN-	No effect	No effect	No effect		
22	RIN+	No effect	No effect	No effect		
23	V _{CCX}	No effect	Board supply collapsed, POR on (Note 2)	No effect (Note 3)—Redundant path		
24	LOS	No effect, but open-drain nMOS output life can be stressed	No effect	No effect		
_	EP	POR on, I/O device life can be stressed (Note 2)	No effect	POR on		

Note 1: Normal—Does not affect laser power.

Note 2: Supply-shorted current is assumed to be primarily on the circuit board (outside this device) and the main supply is collapsed by the short.

Note 3: Normal in functionality, but performance could be affected.

Warning: Shorted to V_{CC} or shorted to ground on some pins can violate the <u>Absolute Maximum Ratings</u>.

3-Wire Interface

The MAX3711 implements a proprietary 3-wire digital interface, and an external controller generates the clock. The 3-wire interface consists of an SDA bidirectional data line, an SCL clock signal input, and a CSEL chip-select input (active high). The external master initiates a data transfer by asserting the CSEL pin. Then it generates a clock signal after the CSEL pin has been set to a logichigh. All data transfers are most significant bit (MSB) first.

Protocol

Each nonblock operation consists of 16-bit transfers (15-bit address/data, 1-bit RWN). The bus master generates 16 clock cycles to SCL. All operations transfer 8 bits to the MAX3711; the RWN bit determines if the cycle is read or write. See Table 2.

Write Mode (RWN = 0)

The master generates 16 clock cycles at SCL in total. It outputs a total of 16 bits (MSB first) to the SDA line at the falling edge of the clock. The master closes the transmission by setting CSEL to 0. Figure 6 shows the 3-wire interface timing.

Read Mode (RWN = 1)

The master generates 16 clock cycles at SCL in total. The master outputs a total of 8 bits (MSB first) to the SDA line at the falling edge of the clock. The SDA line is released after the RWN bit has been transmitted. The slave outputs 8 bits of data (MSB first) at the rising edge of the clock. The master closes the transmission by setting CSEL to 0. Figure 6 shows the 3-wire interface timing.

Table 2. Digital Communication Word Structure

BIT	NAME	DESCRIPTION
15:9	Address	7-Bit Internal Register Address
8	RWN	0: Write; 1: Read
7:0	Data	8-Bit Read or Write Data

Block Write Mode (RWN = 0)

The master initiates the block write mode by writing H0x12 into the MODECTRL[7:0] register. The block write mode starts by stretching the CSEL interval beyond the 16 clock cycles, and it is exited automatically when the master has written into any register other than MODECTRL[7:0] and CSEL has been set to 0. The two different modes of operation are described below:

BLOCK WRITE MODE 1 (ST	ARTS AT ADDRESS H0x01)
Master sets CSEL to 1	
ADDR H0x00 + RWN = 0	Data H0x12
Data 1 (ADDR H0x01)	Data 2 (ADDR H0x02)
Data 3 (ADDR H0x03)	Data 4 (ADDR H0x04)
Data 19 (ADDR H0x13)	Master sets CSEL to 0
BLOCK WRITE MODE 2 (S	TARTS AT ANY ADDRESS)
Master sets CSEL to 1	
ADDR H0x00 + RWN = 0	Data H0x12
Master sets CSEL to 0	Master sets CSEL to 1
Masier sels CSLL to 0	Masier sets CSEL to 1
ADDR H0xN + RWN = 0	Data 1 (ADDR H0xN)

Block Read Mode (RWN = 1)

The master initiates the block read mode by accessing any register address and setting the RWN bit to 1. The block read mode starts by stretching the CSEL interval beyond the 16 clock cycles, and it is exited automatically when the master has set CSEL to 0.




Figure 6. 3-Wire Digital Interface Timing Diagram




Figure 7. 3-Wire Implementation Recommendation Using a Generic Microcontroller

Mode Control

To speed up the laser control by a factor of two, the <u>MODINC</u>, <u>BIASINC</u>, and <u>APCINC</u> registers can be updated in normal mode. All other registers are read-only in normal mode, which is the default mode.

Setup mode allows the master to write unrestricted data into any register except the status (TXSTAT1, TXSTAT2, DPCSTAT, and RXSTAT) and read-only (BIASREG, MODREG, MD1REGH, MD1REGL, MD0REGH, MD0REGL) registers. To enter the setup mode, H0x12 is written to the MODECTRL register. After the MODECTRL register has been set to H0x12, the next operation is unrestricted. The setup mode is automatically exited after the next operation is finished. This sequence must be repeated if further unrestricted settings are necessary.

Fault-clear mode allows the clearing of all faults, and restarts operation of the device. It is activated by writing 68h to the MODECTRL register.

Register Descriptions

Mode Control Register (MODECTRL), Address: H0x00

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	MODECTRL							
DIL INAME	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[O]
Read/Write	W	W	W	W	W	W	W	W
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	No							

The MODECTRL register sets the device's operational mode.

BIT	NAME	DESCRIPTION
D[7:0]	MODECTRL[7:0]	There are three operational modes for the device: 00h = normal mode (default) 12h = setup mode 68h = fault clear mode

Receiver Control Register 1 (RXCTRL1), Address: H0x01

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	Χ	Χ	Χ	Χ	X	Χ	LOS_LOWBW	RO_EN
Read/Write	Χ	Χ	Х	Χ	X	Х	R/W	R/W
POR State	Χ	Χ	Χ	Χ	Х	Χ	0	1
Reset Upon Read	Χ	Х	Х	Х	Х	Х	No	No

The RXCTRL1 register sets the operation of the Rx circuitry.

BIT	NAME	DESCRIPTION
D1	LOS_LOWBW	Sets the bandwidth of the Rx LOS circuitry. 0 = 2.5Gbps (default) 1 = 1.25Gbps
D0	RO_EN	Enables the Rx output stage. 0 = disabled 1 = enabled (default)

Receiver Control Register 2 (RXCTRL2), Address: H0x02

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	LOS_RANGE	LOS_EN	LOS_POL	RX_POL	SQ_EN	RX_EN	SLEW_RATE	AZ_EN
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	1	1	1	0	1	1	1
Reset Upon Read	No	No	No	No	No	No	No	No

The RXCTRL2 register sets the operation of the Rx circuitry.

BIT	NAME	DESCRIPTION			
D7	LOS_RANGE	Sets the amplitude range of the Rx LOS circuitry. $0 = 5$ to 36mV_{P-P} assert threshold (default) $1 = 14$ to 115mV_{P-P}			
D6	LOS_EN	Enables the LOS circuitry. 0 = disabled 1 = enabled (default)			
D5	LOS_POL	Sets the output polarity of the LOS output. 0 = inverse 1 = normal (default)			
D4	RX_POL	Sets the output polarity of ROUT. 0 = inverse 1 = normal (default)			
D3	SQ_EN	Enables squelch of the output due to input signal below LOS threshold. 0 = disabled (default) 1 = enabled			
D2	RX_EN	Enables the entire Rx block circuitry. 0 = disabled 1 = enabled (default)			
D1	SLEW_RATE	Sets the slew rate of the Rx output drivers. 0 = slow 1 = normal (default)			
D0	AZ_EN	Auto-zero enable. This enables the Rx input offset cancellation loop. 0 = disabled 1 = enabled (default)			