

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Features





1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

General Description

The MAX3787 is a 1Gbps to 12.5Gbps equalization network that compensates for transmission medium losses encountered with FR4 and cables. The equalization network is composed entirely of passive components and functions equally well for 8b/10b or scrambled signals. It is packaged in a small 1.5mm x 1.5mm chipscale package (UCSP™) that can be placed anywhere along the transmission medium to increase jitter margin for high-speed interconnects. Roughly the size of two 0603 components, the MAX3787 easily provides placement and routing flexibility.

At 8.5Gbps, the MAX3787 compensates for spans up to 18in of FR4 and 7m of cable. At 12.5Gbps, the MAX3787 compensates for spans up to 12in of FR4 and 3m of cable. Input and output impedance is 100Ω differential. The MAX3787 requires no power and operates over a -40°C to +125°C temperature range.

Applications

Backplane Interconnect Compensation Cable Interconnect Compensation Chip-to-Chip Link Extensions Ethernet and Fibre-Channel Serial Modules Chassis Life Extension

UCSP is a trademark of Maxim Integrated Products, Inc.

♦ No Power Supply Required


- ♦ Small 1.5mm x 1.5mm Chip-Scale Package
- **♦ Passive Equalization Reduces ISI**
- ♦ Operates from 1Gbps to 12.5Gbps
- ♦ Extends Board Link
- **♦ Extends Cable Link**
- ♦ Coding Independent, 8b/10b or Scrambled

Ordering Information


PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX3787ABL	-40°C to +125°C	4 UCSP	B9-7
MAX3787AWL+	-40°C to +125°C	4 WLP	W91B1+3

⁺Denotes a lead-free package.

Pin Configuration



Typical Application Circuits



Typical Application Circuits continued at end of data sheet.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Voltage between (IN+ and OUT+) or (IN- and OUT-)	+2V
Voltage between (IN+ and IN-) or (OUT+ and OUT-)	+4V
Voltage between (IN+ and OUT-) or (IN- and OUT+)	+4V

Continuous Power Dissipation (T_A = +70°C) 4-Bump UCSP (derate 3.0mW/°C above +70°C).......238mW Operating Junction Temperature......+150°C Storage Ambient Temperature Range-55°C to +150°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Ambient Temperature	TA		-40	+25	+125	°C
Bit Rate		NRZ data	1		12.5	Gbps
CID Tolerance		Consecutive identical digits		•	100	Bits

ELECTRICAL CHARACTERISTICS

(Specifications guaranteed over specified operating conditions. Typical values measured at $T_A = +25^{\circ}\text{C.}$)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current				0.0		mA
Input Swing		Measured differentially at point A in Figure 1			3600	mV _{P-P}
Compensation		5GHz relative to 100MHz		6		dB
Input Impedance		Differential, $Z_{LOAD} = 100\Omega$		100		Ω
Output Impedance		Differential, Z _{SOURCE} = 100Ω		100		Ω
Through Response		Relative to ideal load, see Figure 2 for setup	See Figure 3 for limits			
Input Return Loss		100MHz to 6GHz		15		dB
Output Return Loss		100MHz to 6GHz	15			dB
Resistance IN+ to IN- and OUT+ to OUT-		No load, high impedance on all ports	112		152	Ω
Resistance IN+ to OUT+ and IN- to OUT-		No load, high impedance on all ports	32		44	Ω
Resistance IN+ to OUT- and IN- to OUT+		No load, high impedance on all ports	112		152	Ω
DC Gain (OUT/IN)		$Z_{LOAD} = 100\Omega$	0.5			
Residual Deterministic Jitter		3.125Gbps and 6.25Gbps, 18in of 6mil microstrip FR4		0.05		UI
(Table 1, Notes 1, 2)		8.5Gbps, 10.0Gbps, and 12.5Gbps, 18in of 6mil microstrip FR4		0.10	_	UI

Note 1: Signal applied differentially at point A as shown in Figure 1. The deterministic jitter at point B is from media-induced loss, not from clock-source modulation. Deterministic jitter is measured at the 50% vertical level of the signal at point C.

Note 2: Difference in deterministic jitter between reference points A and C in Figure 1. Stress pattern: 2⁷ PRBS, 100 zeros, 1, 0, 1, 0, 27 PRBS, 100 ones, 0, 1, 0, 1.




Figure 1. Residual Deterministic Jitter Test Circuit




Figure 2. Frequency Response Test Circuit Using Vector Network Analyzer (VNA)

		r	,
FREQUENCY	MIN (dB)	TYP (dB)	MAX (dB)
100MHz	-8.2	-7.4	-6.8
200MHz	-7.9	-7.0	-6.4
300MHz	-7.5	-6.6	-6.0
500MHz	-6.8	-6.0	-5.3
1.0GHz	-5.5	-4.8	-4.2
2.0GHz	-4.2	-3.2	-2.5
3.0GHz	-3.1	-2.2	-1.5
4.0GHz	-2.3	-1.5	-0.8
5.0GHz	-2.1	-1.3	-0.5
5.5GHz	-2.4	-1.6	-0.6
6.0GHz	-2.9	-2.1	-1.1
6.5GHz	_	-2.6	_
7.0GHz	_	-3.1	_
7.5GHz	_	-3.6	_
8.0GHz	_	-4.1	_
8.5GHz	_	-4.7	_
9.0GHz	_	-5.5	_
9.5GHz	_	-7.0	_
10.0GHz	_	-9.0	_





Figure 3. Through Response Limits

Table 1. PCB Assumptions (Board Material is FR4)

PARAMETER	CONDITIONS		TYP	MAX	UNITS
Transmission Line	Edge-coupled microstrip line 6			mil	
Relative Permittivity at 1GHz	FR4 or similar	4.0		_	
Loss Tangent	FR4 or similar	0.02		_	
Metal Thickness	1oz copper	1.4		mil	
Impedance	Differential	90	100	110	Ω

Typical Operating Characteristics

 $(T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.} \text{ All measurements were done with 1V}_{P,P} \text{ at the source. Stress pattern: } 2^7 \text{ PRBS}, 100 \text{ zeros, 1, 0, 1, 0, 2}^7 \text{ PRBS}, 100 \text{ ones, 0, 1, 0, 1.} \text{ Residual deterministic jitter graphs were measured using Tektronix's FrameScan}^{\$}. Deterministic jitter of the system was subtracted from the measured value. Eye diagrams acquired by FrameScan include deterministic jitter of the system (approximately 9ps) but not random jitter. Twin-ax cable: Amphenol Spectra-Strip® Skewclear® 100<math>\Omega$ 24AWG.)




FrameScan is a registered trademark of Tektronix. Spectra-Strip and Skewclear are registered trademarks of Amphenol.


Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.} \text{ All measurements were done with } 1V_{P-P} \text{ at the source.} \text{ Stress pattern: } 2^7 \text{ PRBS}, 100 \text{ zeros, } 1, 0, 1, 0, 2^7 \text{ PRBS}, 100 \text{ ones, } 0, 1, 0, 1. \text{ Residual deterministic jitter graphs were measured using Tektronix's FrameScan. Deterministic jitter of the system was subtracted from the measured value. Eye diagrams acquired by FrameScan include deterministic jitter of the system (approximately 9ps) but not random jitter. Twin-ax cable: Amphenol Spectra-Strip Skewclear <math>100\Omega 24AWG$.)


EYE DIAGRAM OF UNEQUALIZED SIGNAL (18in FR4, 10.3125Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (18in FR4, 10.3125Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (18in FR4, 10.3125Gbps, STRESS PATTERN)




EYE DIAGRAM OF UNEQUALIZED SIGNAL (12in FR4, 10.3125Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (12in FR4, 10.3125Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (12in FR4, 10.3125Gbps, STRESS PATTERN)




EYE DIAGRAM OF UNEQUALIZED SIGNAL (18in FR4, 8.5Gbps, STRESS PATTERN)



EYE DIAGRAM OF EQUALIZED SIGNAL (18in FR4, 8.5Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (18in FR4, 8.5Gbps, STRESS PATTERN)




Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.} \text{ All measurements were done with } 1V_{P-P} \text{ at the source.} \text{ Stress pattern: } 2^7 \text{ PRBS}, 100 \text{ zeros, } 1, 0, 1, 0, 2^7 \text{ PRBS}, 100 \text{ ones, } 0, 1, 0, 1. \text{ Residual deterministic jitter graphs were measured using Tektronix's FrameScan. Deterministic jitter of the system was subtracted from the measured value. Eye diagrams acquired by FrameScan include deterministic jitter of the system (approximately 9ps) but not random jitter. Twin-ax cable: Amphenol Spectra-Strip Skewclear <math>100\Omega \, 24AWG$.)


EYE DIAGRAM OF UNEQUALIZED SIGNAL (12in FR4, 8.5Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (12in FR4, 8.5Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (12in FR4, 8.5Gbps, STRESS PATTERN)




EYE DIAGRAM OF UNEQUALIZED SIGNAL (18in FR4, 6.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (18in FR4, 6.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (18in FR4, 6.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF UNEQUALIZED SIGNAL (12in FR4, 6.25Gbps, STRESS PATTERN)



EYE DIAGRAM OF EQUALIZED SIGNAL (12in FR4, 6.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (12in FR4, 6.25Gbps, STRESS PATTERN)




Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.} \text{ All measurements were done with 1Vp.p} \text{ at the source. Stress pattern: } 2^7 \text{ PRBS}, 100 \text{ zeros, 1, 0, 1, 0, 2}^7 \text{ PRBS}, 100 \text{ ones, 0, 1, 0, 1.} \text{ Residual deterministic jitter graphs were measured using Tektronix's FrameScan. Deterministic jitter of the system was subtracted from the measured value. Eye diagrams acquired by FrameScan include deterministic jitter of the system (approximately 9ps) but not random jitter. Twin-ax cable: Amphenol Spectra-Strip Skewclear <math>100\Omega \, 24AWG$.)


EYE DIAGRAM OF UNEQUALIZED SIGNAL (18in FR4, 4.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (18in FR4, 4.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (18in FR4, 4.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF UNEQUALIZED SIGNAL (12in FR4, 4.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (12in FR4, 4.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM)
(12in FR4, 4,25Gbds, STRESS PATTERN)




EYE DIAGRAM OF UNEQUALIZED SIGNAL (5m TWIN-AX CABLE, 10.3125Gbps, STRESS PATTERN)



EYE DIAGRAM OF EQUALIZED SIGNAL (5m TWIN-AX CABLE, 10.3125Gbps, STRESS PATTERN)



EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (5m TWIN-AX CABLE, 10.3125Gbps, STRESS PATTERN)




M/IXI/M

20mV/div

Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.} \text{ All measurements were done with } 1V_{P-P} \text{ at the source.} \text{ Stress pattern: } 2^7 \text{ PRBS}, 100 \text{ zeros, } 1, 0, 1, 0, 2^7 \text{ PRBS}, 100 \text{ ones, } 0, 1, 0, 1. \text{ Residual deterministic jitter graphs were measured using Tektronix's FrameScan. Deterministic jitter of the system was subtracted from the measured value. Eye diagrams acquired by FrameScan which include deterministic jitter of the system (approximately 9ps) but not random jitter. Twin-ax cable: Amphenol Spectra-Strip Skewclear 100<math>\Omega$ 24AWG.)

EYE DIAGRAM OF UNEQUALIZED SIGNAL (3m TWIN-AX CABLE, 10.3125Gbps, STRESS PATTERN)




120mV/div


EYE DIAGRAM OF UNEQUALIZED SIGNAL (7m TWIN-AX CABLE, 8.5Gbps,




EYE DIAGRAM OF UNEQUALIZED SIGNAL (5m TWIN-AX CABLE, 8.5Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (3m TWIN-AX CABLE, 10.3125Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (7m TWIN-AX CABLE, 8.5Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (5m TWIN-AX CABLE, 8.5Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (3m TWIN-AX CABLE, 10.3125Gbps, STRESS PATTERN)



EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (7m TWIN-AX CABLE, 8.5Gbps, STRESS PATTERN)



EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (5m TWIN-AX CABLE, 8.5Gbps, STRESS PATTERN)




22ps/div


Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.} \text{ All measurements were done with } 1V_{P-P} \text{ at the source.} \text{ Stress pattern: } 2^7 \text{ PRBS}, 100 \text{ zeros, } 1, 0, 1, 0, 2^7 \text{ PRBS}, 100 \text{ ones, } 0, 1, 0, 1. \text{ Residual deterministic jitter graphs were measured using Tektronix's FrameScan. Deterministic jitter of the system was subtracted from the measured value. Eye diagrams acquired by FrameScan include deterministic jitter of the system (approximately 9ps) but not random jitter. Twin-ax cable: Amphenol Spectra-Strip Skewclear <math>100\Omega 24AWG$.)

EYE DIAGRAM OF UNEQUALIZED SIGNAL (7m TWIN-AX CABLE, 4.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (7m TWIN-AX CABLE, 4.25Gbps, STRESS PATTERN)




20mV/div


EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (7m TWIN-AX CABLE, 4.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF UNEQUALIZED SIGNAL (5m TWIN-AX CABLE, 4.25Gbps, STRESS PATTERN)



EYE DIAGRAM OF EQUALIZED SIGNAL (5m TWIN-AX CABLE, 4.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (ZOOM) (5m TWIN-AX CABLE, 4.25Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (Oin FR4, 1Gbps, STRESS PATTERN)



EYE DIAGRAM OF EQUALIZED SIGNAL (Oin FR4, 5Gbps, STRESS PATTERN)




EYE DIAGRAM OF EQUALIZED SIGNAL (Oin FR4, 10Gbps, STRESS PATTERN)





18ps/div

Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.} \text{ All measurements were done with } 1V_{P-P} \text{ at the source.} \text{ Stress pattern: } 2^7 \text{ PRBS}, 100 \text{ zeros, } 1, 0, 1, 0, 2^7 \text{ PRBS}, 100 \text{ ones, } 0, 1, 0, 1. \text{ Residual deterministic jitter graphs were measured using Tektronix's FrameScan. Deterministic jitter of the system was subtracted from the measured value. Eye diagrams acquired by FrameScan include deterministic jitter of the system (approximately 9ps) but not random jitter. Twin-ax cable: Amphenol Spectra-Strip Skewclear <math>100\Omega \, 24AWG$.)














RESIDUAL DETERMINISTIC JITTER vs. FR4 BOARD LENGTH



RESIDUAL DETERMINISTIC JITTER vs. FR4 BOARD LENGTH




RESIDUAL DETERMINISTIC JITTER vs. FR4 BOARD LENGTH




Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.} \text{ All measurements were done with } 1V_{P-P} \text{ at the source.} \text{ Stress pattern: } 2^7 \text{ PRBS}, 100 \text{ zeros, } 1, 0, 1, 0, 2^7 \text{ PRBS}, 100 \text{ ones, } 0, 1, 0, 1. \text{ Residual deterministic jitter graphs were measured using Tektronix's FrameScan. Deterministic jitter of the system was subtracted from the measured value. Eye diagrams acquired by FrameScan include deterministic jitter of the system (approximately 9ps) but not random jitter. Twin-ax cable: Amphenol Spectra-Strip Skewclear <math>100\Omega 24AWG$.)


RESIDUAL DETERMINISTIC JITTER vs. TWIN-AX CABLE LENGTH




RESIDUAL DETERMINISTIC JITTER vs. TWIN-AX CABLE LENGTH



RESIDUAL DETERMINISTIC JITTER



RESIDUAL DETERMINISTIC JITTER vs. TWIN-AX CABLE LENGTH



Pin Description

PIN	NAME	FUNCTION
A1	IN+	Positive Data Input
A3	OUT+	Positive Data Output
C1	IN-	Negative Data Input
C3	OUT-	Negative Data Output




Figure 4. Functional Diagram

Detailed Description

The MAX3787 is an entirely passive network composed of both resistive and reactive components (Figure 4). Two symmetric-T networks with bypassing for highpass characteristics are used to create a differential symmetric-H network. The entire network acts as a filter specifically tuned to compensate for transmission medium losses encountered with FR4 and cables.

Input and Output Terminations

The MAX3787 input impedance is 100Ω differential with the output connected to a 100Ω differential load. The network is designed for $100\Omega\text{-balanced}$ differential signals and is not intended for single-ended transmission.

ESD Protection Diodes

The MAX3787 contains ESD diodes that bypass the equalization network in case of static discharge (Figure 5).

_Applications Information

Equalizer Integration and Placement

The MAX3787 is packaged in a small 1.5mm x 1.5mm UCSP that can be placed anywhere along the transmission medium. The small size allows placement and routing flexibility.




Figure 5. ESD Protection Diodes

Due to the symmetry of the equalization network, signals can pass from IN to OUT or OUT to IN with the same compensation. The equalizer can also be placed at the beginning or end of the transmission medium and provide the same compensation at the receiving circuit. For example, two equalizers can be placed in one transceiver module, one for the transmit path and one for the receive path (see *Typical Application Circuits*).


UCSP Assembly Considerations

For the latest application details on UCSP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to Application Note 1891: *UCSP-A Wafer-Level Chip-Scale Package* available on Maxim's website at www.maxim-ic.com/ucsp.

Chip Information

TRANSISTOR COUNT: 0
PROCESS: SiGe BiPOLAR

Typical Application Circuits (continued)



Package Information

(For the latest package outline information, go to www.maxim-ic.com/packages.)

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
4 UCSP	B9-7	<u>21-0093</u>
4 WLP	W91B1+3	<u>21-0067</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/05	Initial release.	_
1	12/05	Added lead-free package to Ordering Information table.	1
2	2/08	In the Ordering Information table, changed lead-free part number from ABL+ to AWL+; added WLP package information.	1, 14

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.