

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









### **General Description**

The MAX3800 is a +3.3V adaptive cable equalizer and cable driver implemented together on a single chip. It is designed for coaxial and twin-axial cable point-to-point communications applications. The driver features differential current-mode logic (CML) inputs and outputs as well as adjustable output amplitude. The equalizer includes differential CML data inputs and outputs, a loss-of-signal (LOS) output, and a cable integrity monitor (CIM) output.

The adaptive cable equalizer is capable of equalizing differential or single-ended signals at data rates up to 3.2Gbps. It automatically adjusts to attenuation caused by skin-effect losses of up to 30dB at 1.6GHz. The equalizer effectively extends the usable length of copper cable in high-frequency interconnect applications.

The MAX3800 is available in a 32-pin TQFP package with exposed pad and consumes only 200mW at +3.3V. The driver can be disconnected from the power supply when it is not needed, resulting in a 40% reduction in supply current.

### **Applications**

High-Speed Links in Communications and Data Systems

Backplane and Interconnect Applications SDH/SONET Transmission Equipment

Pin Configuration appears at end of data sheet.

### **Features**


- ♦ Single +3.3V Operation
- ♦ Typical Power Dissipation = 200mW at +3.3V
- ◆ Data Rates Up to 3.2Gbps
- **♦** Adjustable Cable Driver Output Amplitude
- **♦** Equalizer Automatically Adjusts for Different Cable Lengths
- ♦ 0dB to 30dB Equalization at 1.6GHz (3.2Gbps)
- ♦ Loss-of-Signal (LOS) Indicator
- **♦** Cable Integrity Monitor (CIM)
- ♦ On-Chip Input and Output Terminations
- **♦ Low External Component Count**
- ♦ Operating Temperature Range = 0°C to +85°C
- ♦ ESD Protection on Cable Inputs and Outputs

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX3800UGJ	0°C to +85°C	32 QFN	G3255-1
MAX3800UHJ	0°C to +85°C	32 TQFP-EP*	AA-EP
MAX3800UHJ+	0°C to +85°C	32 TQFP-EP*	AA-EP

<sup>\*</sup>EP = exposed pad

# Typical Application Circuit



MIXIM

Maxim Integrated Products 1

<sup>+</sup>Denotes lead-free package.

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, VCC	0.5V to +6.0V
Voltage at LOS, RMOD, and CIM	$0.5V$ to $(V_{CC} + 0.5V)$
Voltage at EIN+, EIN-, DIN+, DIN(	
Current Out of EOUT+, EOUT-, DOUT+	
Continuous Power Dissipation ( $T_A = +8$	
32-Pin TQFP-EP (derate 22.2mW/°C	above +85°C)1444mW

Operating Ambient Temperature Range	0°C to +85°C
Storage Temperature Range	-55°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.14 \text{V to } +3.46 \text{V}, T_A = 0^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}. \text{ Typical values are at } V_{CC} = +3.3 \text{V} \text{ and } T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc	Includes external load current (Note 1)		65	85	mA
CABLE DRIVER INPUT SPECIFIC	ATIONS					
Input Voltage (Single-Ended)	V <sub>DIN+</sub> , V <sub>DIN-</sub>		V <sub>C</sub> C - 0.6		V <sub>C</sub> C + 0.2	V
Input Voltage (Differential)	V <sub>DIN</sub>	$V_{DIN} = (V_{DIN+}) - (V_{DIN-})$	400		1100	mVp-p
Input Impedance		Single-ended	45	55	65	Ω
CABLE DRIVER OUTPUT SPECII	ICATIONS					
Output Voltage		$R_{MOD} = 10k\Omega$ (Note 2)	750	870	1000	mVp-p
(Differential)		$R_{MOD} = 20k\Omega$ (Note 2)	400	450	550	mVp-p
Output Impedance		Single-ended	50	62.5	75	Ω
CABLE EQUALIZER INPUT SPEC	CIFICATION	s				
Minimum Cable Input (Differential)		3.2Gbps, 30dB cable loss at 1.6GHz (Note 3)		650	700	mVp-p
Maximum Cable Input (Differential)				1100		mVp-p
Input Impedance		Single-ended	45	55	65	Ω
CABLE EQUALIZER OUTPUT SP	ECIFICATIO	DNS				
Output Voltage (Differential)		(Note 2)	500		1000	mVp-p
Output Impedance		Single-ended	50	62.5	75	Ω
Voltage at CIM Output (Differential)	VCIM	No external load, V <sub>CIM</sub> = (V <sub>CIM+</sub> ) - (V <sub>CIM-</sub> )	-0.5		+0.5	Vp-p
Voltage at CIM Output (Single-Ended)	V <sub>CIM+</sub> , V <sub>CIM-</sub>	No external load	0.5		V <sub>C</sub> C - 0.5	V
Valtaga et LOC		Output high (Note 4)	2.4			V
Voltage at LOS		Output low (Note 4)			0.4	V
Output Common-Mode Voltage		Each output DC-coupled 50Ω to V <sub>CC</sub>		V <sub>CC</sub> - 0.2		V

### **AC ELECTRICAL CHARACTERISTICS**


 $(V_{CC} = +3.14 \text{V to } +3.46 \text{V}, T_A = 0^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}. \text{ Typical values are at } V_{CC} = +3.3 \text{V} \text{ and } T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Input Data Rate			3.2			Gbps
CABLE DRIVER SPECIFICATION	S		·			
Random Jitter		(Note 6)		2	4	mUIRMS
Deterministic Jitter		(Note 6)		20	60	mUlp-p
Output Edge Speed		20% to 80%		59	76	ps
Input Return Loss (Single-Ended)		≤3.2GHz		14		dB
Output Return Loss (Single-Ended)		≤3.2GHz		14		dB
EQUALIZER SPECIFICATIONS			<u> </u>			
		0dB cable loss (Note 8)		170	240	mUlp-p
Residual Jitter (Note 7)		24dB cable loss (Note 8)		97	200	mUlp-p
		30dB cable loss (Note 8)		112	200	mUlp-p
Output Edge Speed		20% to 80%		56	77	ps
Input Return Loss (Single-Ended)		≤3.2GHz		14		dB
Output Return Loss (Single-Ended)		≤3.2GHz		14		dB
Equalization Compensation		1.6GHz (skin-effect losses only)	30			dB
Equalization Time Constant			İ	5		μs

- Note 1: Equalizer and driver total currents (equalizer with maximum equalization and driver with maximum output swing).
- Note 2: Input voltage within specification limits,  $50\Omega$  to  $V_{CC}$  at each output.
- **Note 3:** Minimum cable input for  $\overline{LOS}$  to assert high.
- **Note 4:**  $100k\Omega$  load to ground.
- Note 5: AC electrical characteristics are guaranteed by design and characterization.
- Note 6:  $V_{DIN} = 400 \text{mVp-p}$  to 1100 mVp-p (differential),  $10 \text{k}\Omega \le \text{RMOD} \le 20 \text{k}\Omega$ ,  $3.2 \text{Gbps} \ 2^{13}$ -1 PRBS with 100 consecutive ones and 100 consecutive zeros substituted.
- Note 7: Includes random jitter and deterministic jitter.
- **Note 8:** Differential cable input voltage = 700mVp-p, 3.2Gbps 2<sup>13</sup>-1 PRBS with 100 consecutive ones and 100 consecutive zeros substituted. Cable loss is due to skin effect only.

## Typical Operating Characteristics

 $(T_A = +25^{\circ}C, V_{CC} = +3.3V, all jitter measurements done at 3.2Gbps, 700mV cable input with 2<sup>13</sup>-1 PRBS pattern with 100 consecutive$ ones and 100 consecutive zeros substituted. Note: Test pattern produces near worst-case jitter results. Results will vary with pattern, unless otherwise noted.)




CABLE LENGTH

LINE LENGTH


## **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C, V_{CC} = +3.3V, all jitter measurements done at 3.2Gbps, 700mV cable input with <math>2^{13}$ -1 PRBS pattern with 100 consecutive ones and 100 consecutive zeros substituted. **Note:** Test pattern produces near worst-case jitter results. Results will vary with pattern, unless otherwise noted.)

#### EQUALIZER INPUT AFTER 115FT OF CABLE (TOP) EQUALIZER OUTPUT (BOTTOM)




EQUALIZER OUTPUT EYE DIAGRAM AFTER 100FT OF BELDEN 9207 CABLE (DIFFERENTIAL, 2<sup>7</sup>-1 PRBS)




60ps/div (2.5Gbps)

# EQUALIZER OUTPUT EYE DIAGRAM AFTER 115FT OF $50\Omega$ Gore 89 Cable (DIFFERENTIAL, $2^7$ -1 PRBS)




60ps/div (2.5Gbps)

#### EQUALIZER OUTPUT EYE DIAGRAM AFTER 50FT OF MADISON #14887 SHIELDED TWISTED PAIR CABLE (DIFFERENTIAL, 2<sup>7</sup>-1 PRBS)




60ps/div (2.5Gbps)


# EQUALIZER OUTPUT EYE DIAGRAM AFTER 100FT OF $75\Omega$ RG179 Cable (Single-Ended, $2^7$ -1 PRBS)




68ps/div (2.5Gbps)

# CIM VOLTAGE vs. CABLE LENGTH (RG179B $75\Omega$ Coaxial Cable - Single-ended)







### **Pin Description**

PIN	NAME	FUNCTION
1, 3, 6, 11, 14	VCCE	Equalizer Power Supply
2, 7, 10, 15, 23, 24, 26, 31	GND	Ground
4	EIN+	Positive Equalizer Input, CML
5	EIN-	Negative Equalizer Input, CML
8	CIM-	Negative Cable Integrity Monitor (CIM) Output
9	CIM+	Positive Cable Integrity Monitor (CIM) Output
12	EOUT-	Negative Equalizer Output, CML
13	EOUT+	Positive Equalizer Output, CML
16, 17	N.C.	No Connection. Leave unconnected.
18	LOS	Equalizer Loss-of-Signal Output, Active-Low
19, 22, 27, 30, 32	V <sub>CCD</sub>	Driver Power Supply
20	DIN+	Positive Driver Input, CML
21	DIN-	Negative Driver Input, CML
25	RMOD	Driver Output Modulation Adjust. A resistor connected from this pin to GND controls driver output voltage.
28	DOUT+	Positive Driver Output, CML
29	DOUT-	Negative Driver Output, CML
EP	Exposed Pad	Ground. The exposed pad must be soldered to the circuit board ground plane for proper thermal and electrical performance.

# Detailed Description

The MAX3800 consists of a cable driver (transmitter) and an adaptive cable equalizer (receiver). The driver and equalizer are implemented on the same chip, but they are completely independent.

#### The Cable Driver

The cable driver accepts differential or single-ended current-mode logic (CML) input data at rates up to 3.2Gbps. The driver output is also implemented using CML. The maximum output amplitude can be adjusted over a typical range of 450mV to 870mV by changing the value of the RMOD resistor between  $10 k\Omega$  and  $20 k\Omega$  (this resistor is connected between the RMOD pin and ground).

### The Adaptive Cable Equalizer

The adaptive cable equalizer accepts differential CML input data at rates up to 3.2Gbps and is capable of equalizing differential or single-ended signals. It automatically adjusts to attenuation levels of up to 30dB at 1.6GHz (due to skin-effect losses in copper cable). The equalizer consists of a CML input buffer, a loss-of-sig-

nal detector, a flat response amplifier, a skin-effect compensation amplifier, a current-steering network, a dual power-detector feedback loop, an output limiting amplifier, and a CML output buffer (Figure 1).

### General Theory of Operation

The shape of the power spectrum of a random bit stream can be described by the square of the sinc function, where sinc  $f = (\sin \pi f) / \pi f$ . For sufficiently long bit patterns (nonrandom bit streams),  $\mathrm{sinc}^2(f)$  is a good approximation. From the shape of the  $\mathrm{sinc}^2(f)$  function, we can estimate the ratio of the power densities at any two frequencies. The MAX3800 adaptive equalizer employs this principle by incorporating a feedback loop that continuously monitors the power at two frequencies and dynamically adjusts the equalizer to maintain the correct power ratio.

### CML Input and Output Buffers

The input and output buffers are implemented using current-mode logic (CML). Equivalent circuits are shown in Figures 2 and 3. For details on interfacing with




Figure 1. Functional Diagram




Figure 2. CML Input Equivalent Circuit




Figure 3. CML Output Equivalent Circuit

CML, see Maxim application note HFAN-1.0, *Interfacing Between CML, PECL, and LVDS.* 

### Flat Response and Skin-Effect Compensation Amplifiers

The buffered input waveform is fed equally to two amplifiers—the flat response amplifier and the skineffect compensation amplifier. The flat response amplifier has a constant gain over the entire frequency range of the device, and the skin-effect compensation amplifier has a gain characteristic that approximates the inverse of the skin-effect attenuation inherent in copper cable. The skin-effect attenuation, in dB per unit length, is proportional to the square root of the frequency. The output currents from the two amplifiers are supplied to the current-steering network. Note that when  $\overline{\text{LOS}}$  asserts low, equalization is minimized.

### **Current-Steering Network**

The function of the current-steering network is to combine adjustable quantities of the output currents from the flat response and skin-effect compensation amplifiers to achieve a desired current ratio. The ratio adjustment is controlled by the dual power-detector feedback loop.

The current-steering network is implemented with a pair of variable attenuators that feed into a current-summing node. The variable attenuators are used to attenuate the output currents of the flat response and skin-effect compensation amplifiers under control of the dual power-detector feedback loop. The outputs of the two attenuators are combined at the summing node and then fed to the output limiting amplifier and the feedback loop.

#### Dual Power-Detector Feedback Loop

The output of the current-steering network is applied to the inputs of two frequency-specific power detectors. One of the power detectors is tuned to 200MHz and the other is tuned to 600MHz. The outputs of the two power detectors are applied to the inverting (200MHz power detector) and noninverting (600MHz power detector) inputs of the differential loop amplifier. The differential outputs of the loop amplifier control the variable attenuators in the current-steering network.

### Output Limiting Amplifier

The output limiting amplifier amplifies the signal from the current-steering network to achieve the specified output voltage swing.

## **Applications Information**

Refer to Maxim application note HFDN-10.0, *Equalizing Gigabit Copper Cable Links with the MAX3800* (available at *www.maxim-ic.com*) for additional applications information.

### **Selecting RMOD**

The cable driver output amplitude can be adjusted by connecting a resistor with a value from  $10k\Omega$  to  $20k\Omega$  between the RMOD pin and ground. The exact output amplitude of the driver for a given value of RMOD resistance is dependent on a number of factors. Refer to the Typical Operating Characteristics "Cable Driver Output Voltage vs. RMOD" for typical values.

### Cable Integrity Monitor (CIM)

The differential CIM output current is directly proportional to the output current of the loop amplifier (which controls the current-steering network—see <code>Detailed Description</code>). This is an analog current output that indicates the amount of equalization that is being applied. A convenient way to monitor the CIM current is to connect a  $100k\Omega$  resistor from each of the CIM outputs to ground, and then measure the voltage at the CIM pins.

The amount of equalization (and thus the CIM output level) is affected by various factors, including cable type, cable length, signal bandwidth, etc. Refer to the *Typical Operating Characteristics* "CIM Voltage vs. Cable Length" for typical values under specific conditions.

## Loss-of-Signal (LOS) Output

Loss-of-signal is indicated by the  $\overline{LOS}$  output. A low level on  $\overline{LOS}$  indicates that the equalizer input signal power has dropped below a threshold. The  $\overline{LOS}$  output indicates a loss of signal. When the equalizer no longer detects a signal from the channel, the  $\overline{LOS}$  output goes low. When there is sufficient input voltage to the channel (typically greater that 650mV),  $\overline{LOS}$  is high. The  $\overline{LOS}$  output is suitable for indicating problems with the transmission link caused by, for example, a broken cable, a defective driver, or a lost connection to the equalizer.


### **Single-Ended Operation**

For single-ended operation of the cable driver or equalizer, connect the unused input to ground through a series combination of a capacitor (of equal value to other AC-coupling capacitors) and a  $50\Omega$  resistor. Note that the MAX3800 is specified for differential operation.

### **Layout Considerations**


The MAX3800's performance can be significantly affected by circuit-board layout and design. Use good high-frequency design techniques, including minimizing ground inductance and using fixed-impedance transmission lines for the high-frequency data signals. Power-supply decoupling capacitors should be placed as close as possible to VCC.

# **Pin Configuration**



## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

	COMMON DIMENSIONS											
PKG		16L 5x5			20L 5x5		28L 5x5			32L 5x5		
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00
A1	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05
A2	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00
A3		0.20 RE			0.20 REF	-		0.20 REF	-		0.20 REF	
ь	0.28	0.33	0.40	0.23	0.28	0.35	0.18	0.23	0.30	0.18	0.23	0.30
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
D1		4.75 BS	0	4.75 BSC		4.75 BSC		4.75 BSC				
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
E1		4.75 BS	0		4.75 BS0	;	4.75 BSC		4.75 BSC			
e		0.80 BS	С	Ī	0.65 BSC	;	0.50 BSC		0.50 BSC			
k	0.25	ı	-	0.25	_	ı	0.25	_	ı	0.25	_	ı
L	0.35	0.55	0.75	0.35	0.55	0.75	0.35	0.55	0.75	0.30	0.40	0.50
N		16			20		28		32			
ND		4		5		7		8				
NE		4		5		7			8			
P	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60
θ	0°		12*	0,		12°	0°		12°	0,		12°

EXPOSED PAD VARIATIONS							
PKG.		DS			E2		
CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	
G1655-3	2.95	3.10	3.25	2.95	3.10	3.25	
G2055-1	2.55	2.70	2.85	2.55	2.70	2.85	
G2055-2	2.95	3.10	3.25	2.95	3.10	3.25	
G2855-1	2.55	2.70	2.85	2.55	2.70	2.85	
G2855-2	2.95	3.10	3.25	2.95	3.10	3.25	
G3255-1	2.95	3.10	3.25	2.95	3.10	3.25	

#### **NOTES:**

- 1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)
- 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. 1994.
- N IS THE NUMBER OF TERMINALS. Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION & No IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED.


  DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.
- 6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- 7. ALL DIMENSIONS ARE IN MILLIMETERS.
- 8. PACKAGE WARPAGE MAX 0.05mm.
- APPLIED FOR EXPOSED PAD AND TERMINALS.

  EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING.
- MEETS JEDEC MO220; EXCEPT DIMENSION "b".
- APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING. <u>∕1ì\</u>
- 12. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES).



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

#### NOTES:

- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14,5-1982.
  2. DATUM PLANE EHE IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
  3. DIMENSIONS D1 AND E1 D0 NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 MM ON D1 AND E1
- DIMENSIONS.
- 4. THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS.
- BY 0.15 MILLIMETERS.

  DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.

  6. ALL DIMENSIONS ARE IN MILLIMETERS.

  7. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95, REGISTRATION

- MS-026.

  8. LEADS SHALL BE COPLANAR WITHIN .004 INCH.

  9. EXPOSED DIE PAD SHALL BE COPLANAR WITH BOTTOM OF PACKAGE WITHIN 2 MILS (.05 MM).

  10. DIMENSIONS X AND Y APPLY TO EXPOSED PAD (EP) VERSIONS ONLY.

  SEE INDIVIDUAL PRODUCT DATASHEET TO DETERMINE IF A PRODUCT USES EXPOSED PAD PACKAGE.
- 11 MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

		COMMON DIMENSIONS						
	DIMENSIONS IN MILLIMETERS							
	JEDEC AAA-HD							
	5×5×1.0 MM							
	MIN.	MAX.						
Α	N.	1.20						
A <sub>1</sub>	0.05	0.15						
Ae	0.95	1.05						
D	6.80	7.20						
D <sub>1</sub>	4.80	5.20						
Ε	6.80	7.20						
E <sub>1</sub>	4.80	5.20						
L	0.45	0.75						
N	32							
е	0.50	BSC.						
b	0.17	0.27						
b1	0.17	0.23						
С	0.09	0.20						
<b>c</b> 1	0.09	0.16						
х	2.70	3.30						
Υ	2.70	3.30						

TITLE PACKAGE OUTLINE, 32L TQFP, 5x5x1.0mm, EP OPTION

21-0079

-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.