# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

### **General Description**

The MAX3948 is a 3.3V, multirate, low-power laser diode driver designed for Ethernet, Fibre Channel, and SONET transmission systems at data rates up to 11.3Gbps. This device is optimized to drive a differential transmitter optical subassembly (TOSA) with a  $25\Omega$  flex circuit. The unique design of the output stage enables DC-coupling to unmatched TOSAs, thereby lowering transmitter power consumption by more than 100mW.

The MAX3948 receives differential AC-coupled signals with on-chip termination. It can deliver laser modulation currents of up to 85mA at an edge speed of 26ps (20% to 80%) into a 5 $\Omega$  external differential load. The device is designed to have a high-bandwidth differential signal path with on-chip back termination resistors integrated into its outputs. An input equalization block can be activated to compensate for SFP+/QSFP+ host connector losses. The integrated DC circuit provides programmable laser DC currents up to 61mA. Both the laser DC current generator and the laser modulator can be disabled from a single pin.

The device offers one dedicated pin (VSEL) to program up to four channel addresses for multichannel applications.

The use of a 3-wire digital interface reduces the pin count while permitting adjustment of input equalization, polarity, output deemphasis, and modulation and DC currents without the need for external components. The MAX3948 is available in a 3mm x 3mm, 16-pin TQFN package, and is specified for the -40°C to +95°C extended temperature range.

### **Applications**

40GBASE-LR4 QSFP+ Optical Transceivers 10GBASE-LR SFP+ Optical Transceivers 10GBASE-LRM SFP+ Optical Transceivers OC192-SR SFP+ SDH/SONET Transceivers

### **Benefits and Features**

- Lowest Power Consumption
  - ♦ 168mW Typical IC Power Dissipation at 3.3V (LD<sub>MOD</sub> = 40mA, LD<sub>DC</sub> = 20mA)
  - ♦ 383mW Total Transmitter Power Dissipation at 3.3V Including LD<sub>MOD</sub> = 40mA, LD<sub>DC</sub> = 20mA
  - ♦ Enables < 1W Maximum Total SFP+ Module Power Dissipation
  - ♦ Enables < 2.5W Maximum Total QSFP+ Module Power Dissipation
- Saves Board Space
  - Small 3mm x 3mm Package
  - DC-Coupling to the Laser Reduces External Component Count
- ♦ Flexibility
  - Operate Up to Four MAX3948 ICs Over Single 3-Wire Digital Interface
  - Programmable Modulation Current Up to 85mA (5Ω Load)
  - Programmable DC Current Up to 61mA (Translates to Up to 100mA Laser Bias Current)
  - ♦ Programmable Input Equalization and Output Deemphasis
- Safety
  - ♦ Supports SFF-8431 SFP+ MSA and SFF-8472 Digital Diagnostic
  - ♦ Integrated Eye Safety Features with Maskable Faults
  - DC Current Monitor

<u>Ordering Information</u> appears at end of data sheet.

### **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

### **ABSOLUTE MAXIMUM RATINGS**

| V <sub>CC</sub> , V <sub>CCT</sub>   | 0.3V to +4.0V |
|--------------------------------------|---------------|
| $ V_{CC} - V_{CCT} $                 | < 0.5V        |
| Voltage Range at TIN+, TIN-, DISABLE |               |

SDA, SCL, CSEL, VSEL, FAULT, and BMON.....-0.3V to  $V_{CC}$ Voltage Range at VOUT and TOUTC ...... 0.4V to ( $V_{CCT}$  - 0.4V) Voltage Range at TOUTA......( $V_{CCT}$  - 1.3V) to ( $V_{CCT}$  + 1.3V) Current Range into TIN+ and TIN-..........-20mA to +20mA Current Range into VOUT .......-2mA to +90mA

| Current into TOUTC and TOUTA                          | +150mA          |
|---|-----------------|
| Continuous Power Dissipation ( $T_A = +70^{\circ}C$ ) |                 |
| TQFN (derate 20.8mW/°C above +70°C)                   | 1666.7mW        |
| Storage Temperature Range                             | -55°C to +150°C |
| Die Attach Temperature                                | +400°C          |
| Lead Temperature (soldering, 10s)                     | +300°C          |
| Soldering Temperature (reflow)                        | +260°C          |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### PACKAGE THERMAL CHARACTERISTICS (Note 1)

TQFN

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = V_{CCT} = 2.95V \text{ to } 3.63V, T_A = -40^{\circ}C \text{ to } +95^{\circ}C; \text{ typical values are at } V_{CC} = V_{CCT} = 3.3V, T_A = +25^{\circ}C, LD_{DC} = 20\text{mA}, LD_{MOD} = 40\text{mA}, \text{ and } 14\Omega \text{ single-ended electrical output load, unless otherwise noted. See Figure 1 for electrical setup.}) (Note 2)$ 

| PARAMETER                       | SYMBOL                             | CONDITIONS   | MIN  | ТҮР  | МАХ  | UNITS            |
|---------------------------------|------------------------------------|--|------|------|------|------------------|
| POWER SUPPLY                    |                                    |  |      |      |      |                  |
| Power-Supply Current            | Icc                                | Excludes output current through the exter-<br>nal pullup inductors (Note 3)                                |      | 51   | 62   | mA               |
| Power-Supply Voltage            | V <sub>CCT</sub> , V <sub>CC</sub> |  | 2.95 |      | 3.63 | V                |
| POWER-ON RESET                  |                                    | ·  |      |      |      |                  |
| V <sub>CC</sub> for Enable High |                                    |  |      | 2.55 | 2.75 | V                |
| V <sub>CC</sub> for Enable Low  |                                    |  | 2.3  | 2.45 |      | V                |
| DATA INPUT SPECIFICATION        |                                    |  |      |      |      |                  |
| Input Data Rate                 |                                    |  | 1    | 10.3 | 11.3 | Gbps             |
|                                 |                                    | Launch amplitude into FR4 transmission<br>line $\leq$ 12in,<br>SET_TXEQ[1:0] = 01b,<br>SET_TXEQ[1:0] = 11b | 0.2  |      | 0.8  |                  |
| Differential Input Voltage      | V <sub>IN</sub>                    | SET_TXEQ[1:0] = 01b,<br>SET_TXEQ[1:0] = 11b,<br>outside of optimized range                                 | 0.15 |      | 1.0  | V <sub>P-P</sub> |
|                                 |                                    | SET_TXEQ[1:0] = 00b  | 0.15 |      | 1.0  | 1                |
| Common-Mode Input Voltage       | V <sub>CM</sub>                    |  |      | 2.15 |      | V                |
| Differential Input Resistance   | R <sub>IN</sub>                    |  | 75   | 100  | 125  | Ω                |

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = V_{CCT} = 2.95V \text{ to } 3.63V, T_A = -40^{\circ}\text{C} \text{ to } +95^{\circ}\text{C}; \text{ typical values are at } V_{CC} = V_{CCT} = 3.3V, T_A = +25^{\circ}\text{C}, \text{LD}_{DC} = 20\text{mA}, \text{LD}_{MOD} = 40\text{mA}, \text{ and } 14\Omega \text{ single-ended electrical output load, unless otherwise noted. See Figure 1 for electrical setup.}) (Note 2)$ 

| PARAMETER                                   | SYMBOL                    | CONDITIONS   | MIN                     | ТҮР                       | МАХ                     | UNITS             |
|---|---------------------------|--|-------------------------|---------------------------|-------------------------|-------------------|
|   | SCD11                     | 0.1GHz ≤ f ≤ 11.3GHz   |                         | -40                       |                         |                   |
| Differential Input S-Parameters             | 00011                     | f ≤ 4.1GHz   |                         | -19                       |                         |                   |
| (Note 4)                                    | SDD11                     | 4.1GHz ≤ f ≤ 11.3GHz   |                         | -16                       |                         | dB                |
|   | SCC11                     | $1$ GHz $\leq$ f $\leq$ 11.3GHz, Z <sub>CM SOURCE</sub> = 25 $\Omega$  |                         | -15                       |                         |                   |
| DC CURRENT GENERATOR (No                    | te 5, Figure 3            | 3)   |                         |                           |                         |                   |
| Maximum DC DAC Current                      | IDCMAX                    | Current into VOUT pin  | 50                      | 61                        |                         | mA                |
| Minimum DC DAC Current                      | IDCMIN                    | Current into VOUT pin  |                         |                           | 2.5                     | mA                |
| DC-Off Current                              | IDC-OFF                   |  |                         |                           | 0.1                     | mA                |
| DC DAC LSB Size                             |                           |  |                         | 116                       |                         | μA                |
| DC DAC Integral Nonlinearity                | INL                       | $2.5mA \le I_{DC} \le 50mA$  |                         | ±0.5                      |                         | %FS               |
| DC DAC Differential Nonlinearity            | DNL                       | Guaranteed monotonic at 8-bit resolution,<br>SET_IDC[8:1]  |                         | ±0.5                      |                         | LSB               |
| DC Current DAC Stability                    |                           | $\begin{array}{l} \text{2.5mA} \leq \text{I}_{DC} \leq \text{50mA}, \ \text{V}_{VOUT} = \text{V}_{CCT} - 1.5\text{V} \\ \text{(Notes 6, 7)} \end{array}$ |                         | 1                         | 4                       | %                 |
| DC Compliance Voltage at VOUT               |                           |  | V <sub>CCT</sub><br>- 2 | V <sub>CCT</sub><br>- 1.5 | V <sub>ССТ</sub><br>- 1 | V                 |
| BMON Current Gain                           | G <sub>BMON</sub>         | $G_{BMON} = I_{BMON}/I_{DC}$ , external resistor to GND defines voltage  | 15                      | 16.7                      | 20                      | mA/A              |
| BMON Current Gain Stability                 |                           | $\begin{array}{l} \text{2.5mA} \leq \text{I}_{DC} \leq \text{50mA}, \ \text{V}_{VOUT} = \text{V}_{CCT} - 1.5\text{V} \\ \text{(Notes 6, 7)} \end{array}$ |                         | 1.5                       | 5                       | %                 |
| Compliance Voltage at BMON                  |                           |  | 0                       |                           | 1.8                     | V                 |
| LASER MODULATOR (Note 8)                    |                           | -  |                         |                           |                         |                   |
| Maximum Laser Modulation<br>Current         | LD <sub>MODMAX</sub>      | Current into TOUTC pin, 5 $\Omega$ laser load, 6.25% deemphasis  | 85                      |                           |                         | mA <sub>P-P</sub> |
| Minimum Laser Modulation<br>Current         | LD <sub>MODMIN</sub>      | Current into TOUTC pin, 5 $\Omega$ laser load, 6.25% deemphasis  |                         |                           | 10                      | mA <sub>P-P</sub> |
| Modulation-Off Laser Current                | LD <sub>MOD-</sub><br>OFF | Current into TOUTC pin   |                         |                           | 0.1                     | mA                |
| Modulation DAC Full-Scale<br>Current        | I <sub>MOD-FS</sub>       |  | 99.7                    | 130                       |                         | mA                |
| Modulation DAC LSB Size                     |                           |  |                         | 247                       |                         | μA                |
| Modulation DAC Integral<br>Nonlinearity     | INL                       |  |                         | ±1                        |                         | %FS               |
| Modulation DAC Differential<br>Nonlinearity | DNL                       | Guaranteed monotonic at 8-bit resolution,<br>SET_IMOD[8:1]   |                         | ±0.5                      |                         | LSB               |
| TOUTA and TOUTC<br>Instantaneous Output     | V <sub>TOUTA</sub>        | With external inductive pullup to V <sub>CCT</sub>   | V <sub>CCT</sub> - 1    |                           | / <sub>CCT</sub> + 1    | V                 |
| Compliance Voltage                          | V <sub>TOUTC</sub>        | With external inductive pullup to VOUT   | 0.6                     |                           | V <sub>CCT</sub> - 1    |                   |

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = V_{CCT} = 2.95V \text{ to } 3.63V, T_A = -40^{\circ}\text{C} \text{ to } +95^{\circ}\text{C}; \text{ typical values are at } V_{CC} = V_{CCT} = 3.3V, T_A = +25^{\circ}\text{C}, \text{LD}_{DC} = 20\text{mA}, \text{LD}_{MOD} = 40\text{mA}, \text{ and } 14\Omega \text{ single-ended electrical output load, unless otherwise noted. See Figure 1 for electrical setup.}) (Note 2)$ 

| PARAMETER                             | SYMBOL                         | CONDITIONS  | MIN                        | ТҮР  | MAX                        | UNITS             |
|---------------------------------------|--------------------------------|---|----------------------------|------|----------------------------|-------------------|
| Modulation Output Termination         | R <sub>OUT</sub>               |   | 19                         | 25   | 31                         | Ω                 |
| Modulation Current DAC Stability      |                                | $      10mA \le LD_{MOD} \le 85mA, \\ V_{VOUT} = V_{CCT} - 1.5V \text{ (Notes 6, 7)} $  |                            | 1.5  | 4                          | %                 |
| Modulation Current Rise/Fall<br>Time  | t <sub>R,</sub> t <sub>F</sub> | 20% to 80%, 10mA ≤ LD <sub>MOD</sub> ≤ 85mA<br>(Note 6)   |                            | 26   | 36                         | ps                |
|                                       |                                | $10mA \le LD_{MOD} \le 85mA$ , 8.5Gbps with K28.5 pattern   |                            | 4    |                            |                   |
| Deterministic Jitter (Note 6)         | DJ                             | $10\text{mA} \le \text{LD}_{\text{MOD}} \le 85\text{mA}, \ 10.3125\text{Gbps}$ (Note 9)   |                            | 6    | 12                         | ps <sub>P-P</sub> |
|                                       |                                | $10\text{mA} \le \text{LD}_{\text{MOD}} \le 85\text{mA}, 11.3\text{Gbps}$<br>(Note 9)   |                            | 8    | 13                         |                   |
| Random Jitter                         | RJ                             | $10mA \le LD_{MOD} \le 85mA$ (Note 6)   |                            | 0.19 | 0.55                       | ps <sub>RMS</sub> |
|                                       | SCC22                          | $0.1GHz \le f \le 4.1GHz$ , $Z_{CM\_SOURCE} = 12.5\Omega$   |                            | -10  |                            |                   |
| Differential S-Parameters (Note 4)    | 50022                          | 4.1GHz < f $\leq$ 11.3GHz, Z <sub>CM_SOURCE</sub> = 12.5 $\Omega$   |                            | -6   |                            | dB                |
|                                       | SDD22                          | $0.1GHz < f \le 11.3GHz$ , $Z_{DIFF_SOURCE} = 50\Omega$   |                            | -13  |                            |                   |
| SAFETY FEATURES                       | 1                              |   |                            |      |                            | 1                 |
|                                       |                                | Fault never occurs for $V_{VOUT} \ge V_{CCT} - 2V$ ,<br>fault always occurs for $V_{VOUT} < V_{CCT} - 2.8V$ , referenced to $V_{CCT}$ | V <sub>CCT</sub> -<br>2.8  |      | V <sub>CCT</sub><br>- 2    |                   |
| Threshold Voltage at VOUT             |                                | Fault never occurs for $V_{VOUT} \ge 1.7V$ , fault always occurs for $V_{VOUT} < 1.35V$ , referenced to GND, SET_IMOD[8:6] = 111b     | 1.35                       |      | 1.7                        | V                 |
|                                       |                                | Fault never occurs for $V_{VOUT} \ge 0.57V$ , fault always occurs for $V_{VOUT} < 0.43V$ , referenced to GND, SET_IMOD[8:6] = 000b    | 0.43                       |      | 0.57                       |                   |
| Threshold Voltage at TOUTC            |                                | Fault never occurs for $V_{TOUTC} \ge 0.48V$ , fault always occurs for $V_{TOUTC} < 0.35V$  | 0.35                       |      | 0.48                       | V                 |
| Threshold Voltage at TOUTA            |                                | Fault never occurs for $V_{TOUTA} \ge V_{CCT}$ - 1.45V, fault always occurs for $V_{TOUTA} < V_{CCT}$ - 1.88V                         | V <sub>CCT</sub> -<br>1.88 |      | V <sub>CCT</sub> -<br>1.45 | V                 |
| Threshold Voltage at V <sub>CCT</sub> |                                | Fault never occurs for $V_{CCT} \ge V_{CC}$ - 0.15V, fault always occurs for $V_{CCT} < V_{CC}$ - 0.4V                                | V <sub>CC</sub> -<br>0.4   |      | V <sub>CC</sub> -<br>0.15  | V                 |

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = V_{CCT} = 2.95V \text{ to } 3.63V, T_A = -40^{\circ}\text{C} \text{ to } +95^{\circ}\text{C}; \text{ typical values are at } V_{CC} = V_{CCT} = 3.3V, T_A = +25^{\circ}\text{C}, \text{LD}_{DC} = 20\text{mA}, \text{LD}_{MOD} = 40\text{mA}, \text{ and } 14\Omega \text{ single-ended electrical output load, unless otherwise noted. See Figure 1 for electrical setup.}) (Note 2)$ 

| PARAMETER SYMBOL CONDITIONS                                  |                      | MIN   | ТҮР                   | MAX | UNITS           |    |
|--|----------------------|---|-----------------------|-----|-----------------|----|
| TIMING REQUIREMENTS (Note                                    | s 5, 6, 8)           |   |                       |     |                 | ,  |
| Initialization Time tour modulation DAC are both H0x00, time |                      | $LD_{DC}$ = 25mA, $LD_{MOD}$ = 65mA, DC and<br>modulation DAC are both H0x00, time from<br>TX_EN = high to LD <sub>DC</sub> and LD <sub>MOD</sub> at 90%<br>of steady state |                       | 250 |                 | ns |
| DISABLE Assert Time  | toff                 | Time from rising edge of DISABLE input signal to $LD_{DC}$ and $LD_{MOD}$ at 10% of steady state (Note 6)   |                       | 25  | 75              | ns |
| DISABLE Negate Time  | t <sub>ON</sub>      | Time from falling edge of DISABLE to $LD_{DC}$ and $LD_{MOD}$ at 90% of steady state (Note 6)   |                       | 250 | 600             | ns |
| FAULT Reset Time   | <sup>t</sup> RECOVER | Time from negation of latched fault using DISABLE to $LD_{DC}$ and $LD_{MOD}$ at 90% of steady state  |                       | 250 | 600             | ns |
| FAULT Assert Time  | <sup>t</sup> FAULT   | Time from fault to FAULT = high, $C_{FAULT} \le 20$ pF, $R_{FAULT} = 4.7$ k $\Omega$  |                       | 0.7 | 3               | μs |
| DISABLE to Reset Time  |                      | Time DISABLE must be held high to reset fault   | 4                     |     |                 | μs |
| DIGITAL I/O SPECIFICATIONS                                   | (SDA, SCL, C         | SEL, FAULT, DISABLE)  |                       |     |                 |    |
| Input High Voltage   | V <sub>IH</sub>      |   | 1.8                   |     | V <sub>CC</sub> | V  |
| Input Low Voltage  | VIL                  |   | 0                     |     | 0.8             | V  |
| Input Hysteresis   | V <sub>HYST</sub>    |   |                       | 80  |                 | mV |
| Input Capacitance  | C <sub>IN</sub>      |   |                       |     | 5               | pF |
| DISABLE Input Resistance                                     | R <sub>PULL</sub>    | Internal pullup resistor  | 4.7                   | 7.5 | 10              | kΩ |
| Input Leakage Current  | IIH                  | Input connected to V <sub>CC</sub>  |                       |     | 10              |    |
| (DISABLE)  | IIL                  | Input connected to GND  |                       | 440 | 775             | μA |
|  | IIH                  | Input connected to V <sub>CC</sub>  | -2                    |     | +2              |    |
| Input Leakage Current (SDA)                                  | IIL                  | Input connected to GND; internal pullup is $75k\Omega$ typical  | 35                    |     | 75              | μA |
| Input Leakage Current (SCL,                                  | IIH                  | Input connected to $V_{CC};$ internal pulldown is $75 \text{k}\Omega$ typical   | 35                    |     | 75              | μA |
| CSEL)  | IIL                  | Input connected to GND  | -2                    |     | +2              | 1  |
| Output High Voltage (SDA, FAULT)                             | V <sub>OH</sub>      | External pullup is (4.7k $\Omega$ to 10k $\Omega)$ to $V_{CC}$  | V <sub>CC</sub> - 0.1 |     |                 | V  |
| Output Low Voltage (SDA,<br>FAULT)                           | V <sub>OL</sub>      | External pullup is (4.7k $\Omega$ to 10k $\Omega$ ) to V <sub>CC</sub>  |                       |     | 0.4             | V  |

### ELECTRICAL CHARACTERISTICS (continued)

= 40mA, and 14 $\Omega$  single-ended electrical output load, unless otherwise noted. See Figure 1 for electrical setup.) (Note 2)

| PARAMETER                                      | SYMBOL           | CONDITIONS  | MIN                         | ТҮР                      | МАХ                         | UNITS |
|--|------------------|---|-----------------------------|--------------------------|-----------------------------|-------|
| 3-WIRE DIGITAL INTERFACE TH                    | MING CHAR        | ACTERISTICS (Figure 5)  |                             |                          |                             |       |
| SCL Clock Frequency                            | f <sub>SCL</sub> |   |                             | 400                      | 1000                        | kHz   |
| SCL Pulse-Width High                           | tсн              |   | 500                         |                          |                             | ns    |
| SCL Pulse-Width Low                            | t <sub>CL</sub>  |   | 500                         |                          |                             | ns    |
| SDA Setup Time                                 | t <sub>DS</sub>  |   |                             | 100                      |                             | ns    |
| SDA Hold Time                                  | t <sub>DH</sub>  |   |                             | 100                      |                             | ns    |
| SCL Rise to SDA Propagation<br>Time            | t <sub>D</sub>   |   |                             | 5                        |                             | ns    |
| CSEL Pulse-Width Low                           | t <sub>CSW</sub> |   | 500                         |                          |                             | ns    |
| CSEL Leading Time Before the<br>First SCL Edge | tL               |   |                             | 500                      |                             | ns    |
| CSEL Trailing Time After the Last SCL Edge     | t <sub>T</sub>   |   |                             | 500                      |                             | ns    |
| SDA, SCL Load                                  | CB               | Total bus capacitance on one line with 4.7k $\Omega$ pullup to $V_{CC}$ |                             |                          | 20                          | pF    |
| VSEL FOUR-LEVEL DIGITAL INF                    | PUT (Note 10     | , Table 2)  |                             |                          |                             |       |
| Input Voltage High                             |                  | 3-wire address, ADDR[6:5] = 11b   | 5/6V <sub>CC</sub><br>+ 0.2 |                          | V <sub>CC</sub>             | V     |
| Input Voltage Mid-High                         |                  | 3-wire address, ADDR[6:5] = 10b   | 3/6V <sub>CC</sub><br>+ 0.2 | 2/3 x<br>V <sub>CC</sub> | 5/6V <sub>CC</sub><br>- 0.2 | V     |
| Input Voltage Mid-Low                          |                  | 3-wire address, ADDR[6:5] = 01b   | 1/6V <sub>CC</sub><br>+ 0.2 | 1/3 x<br>V <sub>CC</sub> | 3/6V <sub>CC</sub><br>- 0.2 | V     |
| Input Voltage Low                              |                  | 3-wire address, ADDR[6:5] = 00b   | 0                           |                          | 1/6V <sub>CC</sub><br>- 0.2 | V     |

**Note 2:** Specifications at  $T_A = -40^{\circ}$ C and  $+95^{\circ}$ C are guaranteed by design and characterization.

Note 3: VOUT is connected to 1.9V. TOUTA is connected to V<sub>CCT</sub> through pullup inductors, and TOUTC is connected to VOUT through pullup inductors.

Note 4: Measured with Agilent 8720ES + ATN-U112A and series RC (39Ω and 0.3pF) between TOUTC and TOUTA (Figure 1).

- Note 5: LD<sub>DC</sub> = I<sub>DC</sub> + I<sub>MOD</sub> x (DE + R x (1 DE)/(50 + R)/2), where LD<sub>DC</sub> is the effective laser DC current, I<sub>DC</sub> is the DC DAC current, I<sub>MOD</sub> is the modulation DAC current, DE is the deemphasis percentage, and R is the differential laser load resistance. Example: For R = 5 $\Omega$  and DE = 6.25%, LD<sub>DC</sub> = I<sub>DC</sub> + 0.105 x I<sub>MOD</sub>.
- Note 6: Guaranteed by design and characterization.

Note 7: Stability is defined as  $[(I_{MEASURED}) - (I_{REFERENCE})]/(I_{REFERENCE})$  over the listed current/temperature range and  $V_{CCT} = V_{CC} = V_{CCREF} \pm 5\%$ ,  $V_{CCREF} = 3.3V$ . Reference current measured at  $V_{CCREF}$  and  $T_{REF} = +25^{\circ}C$ .

Note 8:  $LD_{MOD} = I_{MOD} \times (1 - DE) \times \frac{50}{50 + R}$ , where  $LD_{MOD}$  is the effective laser modulation current,  $I_{MOD}$  is the modulation DAC current, DE is the deemphasis percentage, and R is the differential laser load resistance. Example: For R $\Omega$  = 5 and DE = 6.25%,  $LD_{MOD} = 0.852 \times I_{MOD}$ . Note 9: Equivalent 2<sup>23</sup> - 1 PRBS pattern = 2<sup>7</sup> - 1 PRBS + 72 zeros + 2<sup>7</sup> - 1 PRBS + 72 ones.

Note 10: These limits are based on simulated values.

# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**




Figure 1. AC Test Setup

### **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

(Typical values are at  $V_{CC} = V_{CCT} = 3.3V$ ,  $T_A = +25^{\circ}C$ , data pattern =  $2^7 - 1$  PRBS + 72 zeros +  $2^7 - 1$  PRBS (inverted) + 72 ones, unless otherwise noted.) **INPUT DIFFERENTIAL RETURN LOSS 10.3Gbps ELECTRICAL EYE DIAGRAM 10.3Gbps OPTICAL EYE DIAGRAM** vs. FREQUENCY 0 2<sup>23</sup>-1, PRBS -10 -20 SDD11 (dB) -30 -40 -50 -60 20ps/div 100 1000 10,000 100,000 FREQUENCY (MHz) **INPUT COMMON-MODE RETURN LOSS INPUT DIFFERENTIAL TO COMMON-MODE OUTPUT DIFFERENTIAL RETURN LOSS** vs. FREQUENCY **RETURN LOSS vs. FREQUENCY** vs. FREQUENCY 0 0 0 -5 -5 -10 -10 -15 -10 -20 SCD11 (dB) SDD22 (dB) -20 -30 -15 -25 -20 -40 -30 -35 -25 -50 -40 -30 -60 -45 100 1000 10,000 100,000 100 1000 10,000 100,000 100 1000 10,000 100,000 FREQUENCY (MHz) FREQUENCY (MHz) FREQUENCY (MHz) **OUTPUT COMMMON-MODE RETURN LOSS RANDOM JITTER SUPPLY CURRENT vs. TEMPERATURE** vs. FREQUENCY vs. MODULATION CURRENT (AT LOAD)  $(LD_{MOD} = 40mA_{P-P}, LD_{DC} = 20mA)$ 0 1.0 80 11.3Gbps, 1111 0000 PATTERN CURRENT INTO VCC AND VCCT PINS 0.9 DIFFERENTIAL LASER LOAD =  $5\Omega$ -5 0.8 70 SUPPLY CURRENT (mA) -10 0.7 RJ (psRMS) 0.6 60 -15 0.5 -20 0.4 50 0.3 -25 0.2 40 -30

### **Typical Operating Characteristics**

30

-40 -25 -10

5

20 35 50

TEMPERATURE (°C)

65

80

Maxim Integrated

100

1000

FREQUENCY (MHz)

10.000

-35

SCC11 (dB)

SCC22 (dB)

40 50 60 70 80 95

# 11.3Gbps, Low-Power, DC-Coupled Laser Driver

#### **TOTAL CURRENT vs. TEMPERATURE MODULATION CURRENT (AT LOAD)** DC CURRENT vs. DAC SETTING (LD<sub>MOD</sub> AT LOAD = 40mA<sub>P-P</sub>, LD<sub>DC</sub> = 20mA) vs. DAC SETTING CURRENT INTO VCC AND VCCT PINS PLUS MODULATION, DEEMPHASIS, AND DC DAC CURRENT, DIFFERENTIAL LASER LOAD = $5\Omega$ MODULATION CURRENT (mAP-P) 5Ω DIFFERENTIAL LOAD SUPPLY CURRENT (mA) Ipc (mA) 10Ω DIFFERENTIAL LOAD 25Ω DIFFERENTIAL LOAD -40 -25 -10 5 20 TEMPERATURE (°C) SET\_IDC[8:0] SET\_IMOD[8:0] **MODULATION CURRENT DEEMPHASIS DC MONITOR CURRENT** vs. MANUAL DEEMPHASIS SETTING vs. TEMPERATURE SET IMOD[8:0] = 230d $TXDE_MD[1:0] = 2d$ BMON CURRENT (µA) $I_{DC} = 50 \text{mA}$ DEEMPHASIS (%) $I_{DC} = 25 \text{mA}$ $I_{DC} = 10 \text{mA}$ -40 -25 -10 5 20 35 50 65 80 95 SET\_TXDE[6:0] TEMPERATURE (°C) **EDGE SPEED vs. MODULATION CURRENT EDGE SPEED vs. DEEMPHASIS SETTING** 10.3Gbps, 1111 0000 PATTERN SET IMOD[8:0] = 230d 20% TO 80% 20% TO 80% 10.3Gbps, 1111 0000 PATTERN EDGE SPEED (ps) EDGE SPEED (ps) FALL TIME FALL TIME **RISE TIME** RISE TIME

### **Typical Operating Characteristics (continued)**

(Typical values are at  $V_{CC} = V_{CCT} = 3.3V$ ,  $T_A = +25^{\circ}C$ , data pattern =  $2^7 - 1$  PRBS + 72 zeros +  $2^7 - 1$  PRBS (inverted) + 72 ones, unless otherwise noted.)

I<sub>MOD</sub> (mA)

SET\_TXDE[6:0]

### **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

#### TRANSMITTER DISABLE **RESPONSE TO FAULT TRANSMITTER ENABLE** MAX3948 toc17 MAX3948 toc18 MAX3948 toc19 Vcc Vcc EXTERNAL FAULT 3.3V 3.3V VOUT LOW HIGH FAULT FAULT FAULT HIGH HIGH DISABLE LOW DISABLE LOW LOW DISABLE OPTICAL OPTICAL OUTPUT OUTPUT OUTPUT 80ns/div 200ns/div 1us/div **DISTRIBUTION OF RISE TIME** FAULT RECOVERY FREQUENT ASSERTION OF DISABLE (WORST CASE CONDITIONS) MAX3948 tor20 45 $V_{CC} = 2.95V$ VOUT 40 $T_A = 95^{\circ}C$ - EXTERNAL FAULT VOUT EXTERNAL FAULT 20% to 80% REMOVED 35 LOW PERCENT OF UNITS (%) 30 FAULT HIGH FAULT LOW 25 20 HIGH 4 DISABLE DISABLE LOW 15 LOW HIĠH 10 5 OUTPUT OUTPUT 0 4µs/div 4µs/div 29.5 30.0 30.5 31.0 31.5 32.0 32.5 33.0 RISE TIME (ps) MAX3948 3-WIRE ADDRESS **DISTRIBUTION OF FALL TIME** vs. VSEL VOLTAGE (DATA FROM SIMULATION) (WORST CASE CONDITIONS) 45 V<sub>CC</sub> ADDR[6:5] = 11 $V_{CC} = 2.95V$ VSEL VOLTAGE (FRACTION OF V<sub>CC</sub>) E/202A E/202A 40 $T_A = 95^{\circ}C$ 5/6xV<sub>CC±</sub>200mV INDETERMINATE 20% to 80% 35 PERCENT OF UNITS (%) ADDR[6:5] = 10 30 25 3/6xV<sub>CC±</sub>200mV INDETERMINATE 20 ADDR[6:5] = 01 15 10

### **Typical Operating Characteristics (continued)**


(Typical values are at  $V_{CC} = V_{CCT} = 3.3V$ ,  $T_A = +25^{\circ}C$ , data pattern =  $2^7 - 1$  PRBS + 72 zeros +  $2^7 - 1$  PRBS (inverted) + 72 ones, unless otherwise noted.)

Maxim Integrated

5


0

29.5 30.0 30.5 31.0 31.5 32.0 32.5 33.0 FALL TIME (ps)



# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

### **Pin Configuration**



### **Pin Description**

| PIN | NAME    | FUNCTION  | EQUIVALENT CIRCUIT |
|-----|---------|---|--------------------|
| 1   | DISABLE | Disable Input, CMOS. Set to logic-low for normal operation. Logic-high or open disables both the modulation current and the DC current. Internally pulled up by a $7.5k\Omega$ resistor to V <sub>CC</sub> .  | DISABLE            |
| 2   | VSEL    | 4-Level Input for SPI Device Address Detection. Connecting to $V_{CC}$ sets ADDR[6:5] to 11b, connecting to $V_{CC} \times 2/3$ sets ADDR[6:5] to 10b, connecting to $V_{CC}/3$ sets ADDR[6:5] to 01b, and connecting to GND sets ADDR[6:5] to 00b. | V <sub>SEL</sub>   |

# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

|     |                  | FUNCTION  |                                 |
|-----|------------------|---|---------------------------------|
| PIN | NAME             | FUNCTION  | EQUIVALENT CIRCUIT              |
| 3   | FAULT            | Fault Output, Open Drain. Logic-high indicates a fault condition has been detected. It remains high even after the fault condition has been removed. A logic-low occurs when the fault condition has been removed and the fault latch has been cleared by toggling DISABLE. FAULT should be pulled up to V <sub>CC</sub> by a 4.7k $\Omega$ to 10k $\Omega$ resistor. | SS CLAMP                        |
| 4   | BMON             | Analog Laser DC Current Monitor Output. Current out of<br>this pin develops a ground-referenced voltage across an<br>external resistor that is proportional to the VOUT pin cur-<br>rent. The current sourced by this pin is typically 1/60 the<br>VOUT pin current.  | R<br>R<br>B<br>BMON             |
| 5,8 | V <sub>CCT</sub> | Power Supply. Provides supply voltage to the output block.  | _                               |
| 6   | TOUTA            | Inverting Laser Diode Modulation Current Output. Connect this pin to the anode of the laser diode.  | VCCT<br>TOUTA<br>TOUTA<br>TOUTC |
| 7   | TOUTC            | Noninverting Laser Diode Modulation Current Output.<br>Connect this pin to the cathode of the laser diode.  |                                 |

### **Pin Description (continued)**

# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

| PIN | NAME | FUNCTION   | EQUIVALENT CIRCUIT       |
|-----|------|--|--------------------------|
| 9   | VOUT | Combined Current Return Path and Laser DC Current<br>Output  | V <sub>CCT</sub><br>VOUT |
| 10  | CSEL | Chip-Select CMOS Input. Setting CSEL to logic-high starts a 3-wire command cycle. Setting CSEL to logic-low ends the cycle and resets the control state machine. Internally pulled down to GND by a 75k $\Omega$ resistor. |                          |
| 11  | SDA  | Serial Data Bidirectional CMOS Input. Also an open-drain output. This pin has a $75k\Omega$ internal pullup, but requires an external $4.7k\Omega$ to $10k\Omega$ pullup resistor to V <sub>CC</sub> for proper operation. | SDA                      |
| 12  | SCL  | Serial-Clock CMOS Input. This pin has an internal 75k $\Omega$ pulldown resistor to GND.   | SCL                      |

### **Pin Description (continued)**

# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

| PIN       | NAME            | FUNCTION  | EQUIVALENT CIRCUIT |
|-----------|-----------------|---|--------------------|
| 13,<br>16 | V <sub>CC</sub> | Power Supply. Provides supply voltage to core analog and digital circuitry.   | —                  |
| 14        | TIN+            | Noninverting Data Input. Input with internal 50 $\Omega$ termination.   |                    |
| 15        | TIN-            | Inverting Data Input. Input with internal 50 $\Omega$ termination.  |                    |
| _         | EP              | Exposed Pad (Ground). This is the only electrical connec-<br>tion to ground on the MAX3948 and must be soldered to the<br>circuit board ground for proper thermal and electrical perfor-<br>mance (see the <i>Exposed-Pad Package</i> section). |                    |

### **Pin Description (continued)**






Figure 2. Functional Diagram

### **Detailed Description**

The MAX3948 SFP+/QSFP+ laser driver is designed to drive  $5\Omega$  to  $10\Omega$  TOSAs from 1Gbps to 11.3Gbps. It contains an input buffer with programmable equalization, DC and modulation current DACs, an output driver with adjustable deemphasis, power-on-reset circuitry, DC current monitor, programmable 3-wire address, and eye safety circuitry with maskable fault monitors. A 3-wire digital interface is used to control these functions.

#### Input Buffer with Programmable Equalization

The input is internally biased and terminated with  $50\Omega$  to a common-mode voltage. The first amplifier stage features a programmable equalizer for high-frequency losses including a SFP+/QSFP+ host connector. Equalization is controlled by the <u>SET\_TXEQ</u> register (<u>Table 1</u>). The TX\_POL bit in the <u>TXCTRL</u> register controls the polarity of TOUTA and TOUTC vs. TIN+ and TIN-. A status indicator bit (<u>TXSTAT1</u> bit 5) monitors the presence of an AC input signal.

# Table 1. Input Equalization ControlRegister Settings

| SET_TXEQ[1:0] |   | BOOST AT 5.16GHz (dB) |
|---------------|---|-----------------------|
| 0             | 0 | 1                     |
| 0             | 1 | 3                     |
| 1             | 1 | 5.5                   |

### **DC** Current DAC

The DC current from the device is optimized to provide up to 61mA of DC current into a laser diode with 116 $\mu$ A resolution (Figure 3). The DC DAC current is controlled through the 3-wire digital interface using the <u>SET\_IDC[8:0]</u>, <u>IDCMAX[7:0]</u>, and <u>DCINC[4:0]</u> bits.

For laser operation, the laser DC current can be set using the 9-bit <u>SET\_IDC</u> DAC register. The upper 8 bits are set by the <u>SET\_IDC</u>[8:1] register, commonly used during the initialization procedure after power-on reset (POR). The LSB (bit 0) of <u>SET\_IDC</u> (<u>DCINC</u>[7]) is initialized to zero after POR and can be updated using the <u>DCINC</u> register.




Figure 3. AC-/DC-Coupling Cases

### **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

The <u>IDCMAX</u> register limits the maximum <u>SET\_IDC[8:1]</u> DAC code.

After initialization the value of the <u>SET\_IDC</u> DAC register should be updated using the <u>DCINC</u> register to optimize cycle time and enhance laser safety. The <u>DCINC</u> register is an 8-bit register. The first 5 bits of <u>DCINC</u> contain the increment information in two's complement format. Increment values range from -16 to +15 LSBs. If the updated value of <u>SET\_IDC[8:1]</u> exceeds IDCMAX[7:0], the IDCERR warning flag is set and <u>SET\_IDC[8:1]</u> is set to IDCMAX[7:0].

#### **Modulation Current DAC**

The modulation current from the MAX3948 is optimized to provide up to 85mA of modulation current into a 5 $\Omega$  laser load with 210µA resolution. The modulation current is controlled through the 3-wire digital interface using the <u>SET\_IMOD[8:1]</u>, <u>IMODMAX[7:0]</u>, <u>MODINC[7:0]</u>, and <u>SET\_TXDE</u> registers.

For laser operation, the laser modulation current can be set using the 9-bit <u>SET\_IMOD</u> DAC. The upper 8 bits are programmed through the <u>SET\_IMOD</u>[8:1] register, commonly used during the initialization procedure after POR. The LSB (bit 0) of <u>SET\_IMOD</u> (<u>MODINC</u>[7])is initialized to zero after POR and can be updated using the <u>MODINC</u> register. The <u>IMODMAX</u> register limits the maximum <u>SET\_IMOD</u>[8:1] DAC code.

After initialization the value of the <u>SET\_IMOD</u> DAC register should be updated using the <u>MODINC</u>[4:0] bits to optimize cycle time and enhance laser safety. The <u>MODINC</u> register is an 8-bit register. The first 5 bits of <u>MODINC</u> contain the increment information in two's complement format. Increment values range from -16 to +15 LSBs. If the updated value of <u>SET\_IMOD</u>[8:1] exceeds <u>IMODMAX</u>[7:0], the IMODERR warning flag is set and <u>SET\_IMOD</u>[8:1] is set to <u>IMODMAX</u>[7:0].

Effective modulation current seen by the laser is actually the combination of the DAC current generated by the <u>SET\_IMOD[8:0]</u> register ( $I_{MOD}$ ), deemphasis setting (DE), and differential laser load (R). It is calculated by the following formula:

$$LD_{MOD} = I_{MOD} \times 50 \times (1 - DE)/(50 + R)$$

#### **Output Driver**

This device is optimized to drive a differential TOSA with a  $25\Omega$  flex circuit. The unique design of the output stage

enables DC-coupling to unmatched TOSAs with laser diode impedances ranging from 5 $\Omega$  to 10 $\Omega$ . The output stage also features programmable deemphasis that can be set as a percentage of the modulation current. The deemphasis function is controlled by the <u>TXCTRL[4:3]</u> and the <u>SET\_TXDE</u> registers.

#### **Power-On Reset (POR)**

Power-on reset ensures that the laser is off until the supply voltage has reached a specified threshold (2.75V). After power-on reset, TX\_EN is 0 and DC current and modulation current DACs default to small codes. In the case of a POR, all registers are reset to their default values.

#### **BMON Function**

The current out of the BMON pin is typically 1/60th the value of the current into the VOUT pin. The total resistance to ground at BMON sets the voltage.

#### **VSEL** Function


The VSEL pin is an analog input that sets the 3-wire address for the MAX3948. The pin can be set to either V<sub>CC</sub>, V<sub>CC</sub> x 2/3, V<sub>CC</sub>/3, or to GND (Table 2). This allows up to four MAX3948s to be operated on a single 3-wire bus, each with their own address.

#### **Table 2. 3-Wire Address Selection**

| VSEL                  | ADDR[6:5] |
|-----------------------|-----------|
| V <sub>CC</sub>       | 11b       |
| V <sub>CC</sub> x 2/3 | 10b       |
| V <sub>CC</sub> /3    | 01b       |
| GND                   | 00b       |

#### **Eye Safety and Output Control Circuitry**

The safety and output control circuitry includes the disable pin (DISABLE) and enable bit (TX\_EN), along with a FAULT indicator and fault detectors (Figure 4). A fault condition triggers the FAULT pin to go high and a corresponding bit is set in the <u>TXSTAT1</u> register. The MAX3948 has two types of faults: hard faults and soft faults. Hard faults are maskable, trigger the FAULT pin (transitions high), disable the outputs and are stored in the <u>TXSTAT1</u> register. Soft faults serve as warnings, do not disable the outputs, and are stored in the <u>TXSTAT2</u> register.



# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

Figure 4. Eye Safety Circuitry

The FAULT pin is a latched output that can be cleared by toggling the DISABLE pin. Toggling the DISABLE pin also clears the <u>TXSTAT1</u> and <u>TXSTAT2</u> registers. A single-point

failure can be a short to  $V_{CC}$  or GND. Table 3 shows the circuit response to various single-point failures.

| PIN    | NAME             | SHORT TO V <sub>CC</sub>                            | SHORT TO GND   | OPEN   |  |
|--------|------------------|---|--|--|--|
| 1      | DISABLE          | Disabled  | Normal (Note 1). Can only be disabled by other means.  | Disabled   |  |
| 2      | VSEL             | Normal (Note 2)                                     | Normal (Note 2)  | Normal (Note 2)  |  |
| 3      | FAULT            | Normal (Note 2)                                     | Normal (Note 1)  | Normal (Note 2)  |  |
| 4      | BMON             | Normal (Note 2)                                     | Normal (Note 2)  | Normal (Note 2)  |  |
| 5, 8   | V <sub>CCT</sub> | Normal  | Disabled—Fault (external supply shorted) (Note 3)      | Redundant path (Note 4)                                      |  |
| 6      | TOUTA            | Laser modulation current is reduced                 | Disabled (hard fault)                                  | Laser modulation current is reduced or disabled (hard fault) |  |
| 7      | TOUTC            | Laser modulation current is<br>reduced or off       | Disabled (hard fault)                                  | Laser modulation current is reduced or disabled (hard fault) |  |
| 9      | VOUT             | IDC is on, but not delivered to the laser; no fault | Disabled (hard fault)                                  | Disabled (hard fault)  |  |
| 10     | CSEL             | Normal (Note 2)                                     | Normal (Note 2)  | Normal (Note 2)  |  |
| 11     | SDA              | Normal (Note 2)                                     | Normal (Note 2)  | Normal (Note 2)  |  |
| 12     | SCL              | Normal (Note 2)                                     | Normal (Note 2)  | Normal (Note 2)  |  |
| 13, 16 | V <sub>CC</sub>  | Normal  | Disabled—Hard fault (external supply shorted) (Note 3) | Redundant path (Note 4)                                      |  |
| 14     | TIN+             | Disabled (hard fault)                               | Disabled (hard fault)                                  | Normal (Note 2) or disabled<br>(hard fault)                  |  |
| 15     | TIN-             | Disabled (hard fault)                               | Disabled (hard fault)                                  | Normal (Note 2) or disabled<br>(hard fault)                  |  |

### Table 3. Circuit Response to Single-Point Failure

**Note 1:** Normal operation—Does not affect the laser power.

Note 2: Pin functionality might be affected, which could affect laser power/performance.

Note 3: Supply-shorted current is assumed to be primarily on the circuit board (outside this device) and the main supply is collapsed by the short.

Note 4: Normal in functionality, but performance could be affected.

Warning: Shorted to V<sub>CC</sub> or shorted to ground on some pins can violate the Absolute Maximum Ratings.

20

# **MAX3948**

# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

#### **3-Wire Interface**

The MAX3948 implements a proprietary 3-wire digital interface. An external controller generates the clock. The 3-wire interface consists of an SDA bidirectional data line, a SCL clock signal input, and a CSEL chip-select input (active high). The external master initiates a data transfer by asserting the CSEL pin. The master starts to generate a clock signal after the CSEL pin has been set to a logic-high. All data transfers are most significant bit (MSB) first.

#### Protocol

Each operation consists of 16-bit transfers (15-bit address/data, 1-bit RWN). The bus master generates 16 clock cycles to SCL. All operations transfer 8 bits to the MAX3948. The RWN bit determines if the cycle is read or write (Table 5).

**Register Addresses** The MAX3948 contains 13 registers available for programming. Table 6 shows the registers and addresses.

#### Write Mode (RWN = 0)

The master generates 16 clock cycles at SCL in total. The master outputs a total of 16 bits (MSB first) to the SDA line at the falling edge of the clock. The master closes

# Table 4. Broadcast Mode RegisterInitialization Sequence

| ADDRESS | NAME     |
|---------|----------|
| H0x0F   | FMSK     |
| H0x10   | SET_TXDE |
| H0x11   | SET_TXEQ |
| H0x0A   | IMODMAX  |
| H0x0B   | IDCMAX   |
| H0x08   | SET_IDC  |
| H0x09   | SET_IMOD |
| H0x05   | TXCTRL   |

the transmission by setting CSEL to 0. Figure 5 shows the interface timing.

#### Read Mode (RWN = 1)

The master generates 16 clock cycles at SCL in total. The master outputs a total of 8 bits (MSB first) to the SDA line at the falling edge of the clock. The SDA line is released after the RWN bit has been transmitted. The slave outputs 8 bits of data (MSB first) at the rising edge of the clock. The master closes the transmission by setting CSEL to 0. Figure 5 shows the interface timing.

#### Mode Control

Normal mode allows read-only instruction for all registers. Only the <u>MODINC</u> and <u>DCINC</u> registers can be updated during normal mode. Doing so speeds up the laser control update through the 3-wire interface by a factor of two. The normal mode is the default mode.

Setup mode allows the master to write unrestricted data into any register except the status (TXSTAT1, TXSTAT2) registers. To enter the setup mode, the MODECTRL register (address = H0x0F) must be set to 12h. After the MODECTRL register has been set to 12h, the next operation is unrestricted. The setup mode is automatically exited after the operation is finished. This sequence must be repeated if further unrestricted settings are necessary.

Broadcast mode allows for faster configuration of multiple MAX3948 ICs by causing the address selection bits (ADDR[6:5]) to be ignored so all MAX3948s on the bus can be written to simultaneously.

A block write in broadcast mode can start at any of the addresses in <u>Table 4</u>. The block write is achieved by holding the CSEL pin high to lengthen the SPI cycle. The register address increments automatically through the sequence listed in <u>Table 4</u> and wraps from <u>TXCTRL</u> to <u>FMSK</u>. The block write ends once the CSEL pin is asserted low.

### Table 5. Digital Communication Word Structure

|               | BIT |    |    |    |    |   |   |   |      |        |   |   |   |   |   |
|---------------|-----|----|----|----|----|---|---|---|------|--------|---|---|---|---|---|
| 15            | 14  | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6    | 5      | 4 | 3 | 2 | 1 | 0 |
| ADDR[6:0] RWN |     |    |    |    |    |   |   |   | DATA | A[7:0] |   |   |   |   |   |

| ADDRESS | NAME     | FUNCTION                                      |
|---------|----------|---|
| H0x05   | TXCTRL   | Transmitter Control Register                  |
| H0x06   | TXSTAT1  | Transmitter Status Register 1                 |
| H0x07   | TXSTAT2  | Transmitter Status Register 2                 |
| H0x08   | SET_IDC  | DC Current Setting Register                   |
| H0x09   | SET_IMOD | Modulation Current Setting Register           |
| H0x0A   | IMODMAX  | Maximum Modulation Current Setting Register   |
| H0x0B   | IDCMAX   | Maximum DC Current Setting Register           |
| H0x0C   | MODINC   | Modulation Current Increment Setting Register |
| H0x0D   | DCINC    | DC Current Increment Setting Register         |
| H0x0E   | MODECTRL | Mode Control Register                         |
| H0x0F   | FMSK     | Fault Mask Register                           |
| H0x10   | SET_TXDE | Transmitter Deemphasis Control Register       |
| H0x11   | SET_TXEQ | Transmitter Equalization Control Register     |

### Table 6. Register Descriptions and Addresses




Figure 5. Timing for 3-Wire Digital Interface

# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

#### **Register Descriptions**

|            |          |          |          |            |            | 5 (     |        |       |
|------------|----------|----------|----------|------------|------------|---------|--------|-------|
| Bit        | D7       | D6       | D5       | D4         | D3         | D2      | D1     | D0    |
| Bit Name   | RESERVED | RESERVED | RESERVED | TXDE_MD[1] | TXDE_MD[0] | SOFTRES | TX_POL | TX_EN |
| Read/Write | R/W      | R/W      | R/W      | R/W        | R/W        | R/W     | R/W    | R/W   |
| POR State  | 0        | 0        | 0        | 0          | 0          | 0       | 1      | 0     |

Transmitter Control Register (TXCTRL), Address: H0x05

The TXCTRL register sets the device's operation.

| BIT    | NAME     | DESCRIPTION   |
|--------|----------|---|
| D[7:5] | RESERVED | Reserved Bits. The default state for these bits is 0 and they must be kept 0 when the register is accessed for a write operation.   |
| D[4:3] | TXDE_MD  | Controls the mode of the transmit output deemphasis circuitry.<br>00 = Deemphasis is fixed at 6% of the modulation amplitude<br>01 = Deemphasis is fixed at 3% of the modulation amplitude<br>10 = Deemphasis is programmed by SET_TXDE register setting (3% to 9%)<br>11 = Deemphasis is at its maximum of ~9% |
| D2     | SOFTRES  | Resets all registers to their default values (TXCTRL[1:0] must be = 10b during the write to SOFTRES for the registers to be set to their default values).<br>0 = Normal operation<br>1 = Reset  |
| D1     | TX_POL   | Controls the polarity of the transmit signal path.<br>0 = Inverse<br>1 = Normal operation   |
| D0     | TX_EN    | Enables or disables the transmit circuitry.<br>0 = Disabled<br>1 = Enabled  |

# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

|                 |                |                |                |                | -              | •              |                |                |
|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Bit             | D7<br>(STICKY) | D6<br>(STICKY) | D5<br>(STICKY) | D4<br>(STICKY) | D3<br>(STICKY) | D2<br>(STICKY) | D1<br>(STICKY) | D0<br>(STICKY) |
| Bit Name        | FST[7]         | FST[6]         | FST[5]         | FST[4]         | FST[3]         | FST[2]         | FST[1]         | FST[0]         |
| Read/Write      | R              | R              | R              | R              | R              | R              | R              | R              |
| POR State       | 1              | Х              | Х              | Х              | Х              | Х              | Х              | Х              |
| Reset Upon Read | Yes            |

Transmitter Status Register 1 (TXSTAT1), Address: H0x06

The TXSTAT1 register is a device status register.

| BIT | NAME   | DESCRIPTION   |
|-----|--------|---|
| D7  | FST[7] | When the V <sub>CC</sub> supply voltage is below 2.3V, the POR circuitry reports a FAULT and <b>communication to the SPI cannot be performed</b> . Once the V <sub>CC</sub> supply voltage is above 2.75V, the POR resets all registers to their default values and the FAULT latch is cleared.   |
| D6  | FST[6] | Reserved.   |
| D5  | FST[5] | Indicates low or no AC signal at the inputs, a hard fault is reported unless masked.  |
| D4  | FST[4] | Indicates VOUT too low condition. Intended to be used as a warning/soft fault rather than a hard fault. In normal operation, FMSK[4] should be kept at logic 1 to convert this to a soft fault behavior. Self-adjustable threshold = 0.48V + 0.14V x SET_IMOD[8:6] (decimal value 0 to 7). A logic 1 can indicate marginal power-supply headroom. |
| D3  | FST[3] | Indicates TOUTA open or shorted to GND condition, threshold = V <sub>CCT</sub> - 1.6V, a hard fault is reported unless masked.  |
| D2  | FST[2] | Indicates TOUTC open or shorted to GND condition, threshold = 0.41V, a hard fault is reported unless masked.  |
| D1  | FST[1] | Indicates VOUT or V <sub>CCT</sub> open or shorted to GND conditions, threshold (V <sub>CCT</sub> ) = V <sub>CC</sub> - 0.3V, threshold (VOUT) = V <sub>CCT</sub> - 2.4V, a hard fault is reported unless masked.   |
| D0  | FST[0] | Copy of a FAULT signal.   |

#### Transmitter Status Register 2 (TXSTAT2), Address: H0x07

| Bit             | D7 | D6 | D5 | D4 | D3<br>(STICKY) | D2<br>(STICKY) | D1 | D0 |
|-----------------|----|----|----|----|----------------|----------------|----|----|
| Bit Name        | Х  | Х  | Х  | Х  | IMODERR        | IDCERR         | Х  | Х  |
| Read/Write      | Х  | Х  | Х  | Х  | R              | R              | Х  | Х  |
| POR State       | Х  | Х  | Х  | Х  | 0              | 0              | Х  | Х  |
| Reset Upon Read | Х  | Х  | Х  | Х  | Yes            | Yes            | Х  | Х  |

The TXSTAT2 register is a device status register.

| BIT | NAME    | DESCRIPTION  |
|-----|---------|--|
| D3  | IMODERR | Modulation current overflow (on increment) or underflow (on decrement) error.<br>Overflow occurs if result > IMODMAX. In overflow condition, SET_IMOD[8:1] = IMODMAX[7:0].<br>Underflow occurs if result < 0. In underflow condition, SET_IMOD[8:0] = 0. |
| D2  | IDCERR  | DC current overflow (on increment) or underflow (on decrement) error.<br>Overflow occurs if result > IDCMAX. In overflow condition, SET_IDC[8:1] = IDCMAX[7:0].<br>Underflow occurs if result < 0. In underflow condition, SET_IDC[8:0] = 0.             |

# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

|            |              |              |              |              |              | -9.000. (0=) |              |              |
|------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| Bit        | D7           | D6           | D5           | D4           | D3           | D2           | D1           | D0           |
| Bit Name   | SET_IBIAS[8] | SET_IBIAS[7] | SET_IBIAS[6] | SET_IBIAS[5] | SET_IBIAS[4] | SET_IBIAS[3] | SET_IBIAS[2] | SET_IBIAS[1] |
| Read/Write | R/W          |
| POR State  | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 1            |

#### DC Current Setting Register (SET\_IDC), Address: H0x08

The SET\_BIAS register sets the laser bias current DAC.

| BIT    | NAME           | DESCRIPTION   |
|--------|----------------|---|
| D[7:0] | SET_IBIAS[8:1] | The bias current DAC is controlled by a total of 9 bits. The SET_IBIAS[8:1] bits are used to set the bias current with even denominations from 0 to 510 bits. The LSB (SET_IBIAS[0]) bit is controlled by the BIASINC register and is used to set the odd denominations in the SET_IBIAS[8:0]. Any direct write to SET_IBIAS[8:1] resets the LSB. |

#### Modulation Current Setting Register (SET\_IMOD), Address: H0x09

| Bit        | D7          | D6          | D5          | D4          | D3          | D2          | D1          | D0          |
|------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Bit Name   | SET_IMOD[8] | SET_IMOD[7] | SET_IMOD[6] | SET_IMOD[5] | SET_IMOD[4] | SET_IMOD[3] | SET_IMOD[2] | SET_IMOD[1] |
| Read/Write | R/W         |
| POR State  | 0           | 0           | 0           | 0           | 0           | 1           | 0           | 0           |

The SET\_IMOD register sets the laser modulation current DAC.

| BIT    | NAME          | DESCRIPTION   |
|--------|---------------|---|
| D[7:0] | SET_IMOD[8:1] | The mod current DAC is controlled by a total of 9 bits. The SET_IMOD[8:1] bits are used to set the modulation current with even denominations from 0 to 510 bits. The LSB (SET_IMOD[0]) bit is controlled by the MODINC register and is used to set the odd denominations in the SET_IMOD[8:0]. Any direct write to SET_IMOD[8:1] resets the LSB. |

# **11.3Gbps, Low-Power, DC-Coupled Laser Driver**

| Bit        | D7         | D6         | D5         | D4         | D3         | D2         | D1         | D0         |
|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Bit Name   | IMODMAX[7] | IMODMAX[6] | IMODMAX[5] | IMODMAX[4] | IMODMAX[3] | IMODMAX[2] | IMODMAX[1] | IMODMAX[0] |
| Read/Write | R/W        |
| POR State  | 0          | 0          | 1          | 0          | 0          | 0          | 0          | 0          |

#### Maximum Modulation Current Setting Register (IMODMAX), Address: H0x0A

The IMODMAX register sets the upper limit of modulation current.

| BIT    | NAME         | DESCRIPTION  |
|--------|--------------|--|
| D[7:0] | IMODMAX[7:0] | The IMODMAX register is an 8-bit register that can be used to limit the maximum modu-<br>lation current. IMODMAX[7:0] is continuously compared to SET_IMOD[8:1]. |

#### Maximum DC Current Setting Register (IDCMAX), Address: H0x0B

| Bit        | D7          | D6          | D5          | D4          | D3          | D2          | D1          | D0          |
|------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Bit Name   | IBIASMAX[7] | IBIASMAX[6] | IBIASMAX[5] | IBIASMAX[4] | IBIASMAX[3] | IBIASMAX[2] | IBIASMAX[1] | IBIASMAX[0] |
| Read/Write | R/W         |
| POR State  | 0           | 0           | 1           | 0           | 0           | 0           | 0           | 0           |

The IBIASMAX register sets the upper limit of bias current.

| BIT    | NAME          | DESCRIPTION  |
|--------|---------------|--|
| D[7:0] | IBIASMAX[7:0] | The IBIASMAX register is an 8-bit register that can be used to limit the maximum bias current. IBIASMAX[7:0] is continuously compared to SET_IBIAS[8:1]. |

#### Modulation Current Increment Setting Register (MODINC), Address: H0x0C

| Bit        | D7          | D6 | D5 | D4        | D3        | D2        | D1        | D0        |
|------------|-------------|----|----|-----------|-----------|-----------|-----------|-----------|
| Bit Name   | SET_IMOD[0] | Х  | Х  | MODINC[4] | MODINC[3] | MODINC[2] | MODINC[1] | MODINC[0] |
| Read/Write | R           | Х  | Х  | R/W       | R/W       | R/W       | R/W       | R/W       |
| POR State  | 0           | Х  | Х  | 0         | 0         | 0         | 0         | 0         |

The MODINC register increments/decrements the SET\_IMOD register.

| BIT    | NAME        | DESCRIPTION   |
|--------|-------------|---|
| D7     | SET_IMOD[0] | LSB of SET_IMOD register  |
| D[4:0] | MODINC      | This string of bits is used to increment or decrement the modulation current. When written to, the SET_IMOD[8:0] bits are updated. MODINC[4:0] are a two's complement string. |