imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



General Description

The MAX3981 quad equalizer provides compensation for transmission medium losses for four "lanes" of digital NRZ data at a data rate of 3.125Gbps in one package. It is tailor-made for 10Gigabit Ethernet applications that require attenuation of noise and jitter that occur in communicating with chassis-to-chassis interconnect. In support of IEEE-802.3ae for the XAUI interface, the MAX3981 adaptively allows XAUI lanes to reach 10m (33ft) with inexpensive twin-axial cable for extended backplane applications.

The equalizer has 100 $\!\Omega$ differential CML data inputs and outputs.

The MAX3981 is available in a 44-pin exposed-pad QFN package. The MAX3981 consumes only 700mW at 3.3V or 175mW per channel.

Applications

IEEE-802.3ae XAUI Interface (3.125Gbps) InfiniBandSM (2.5Gbps)

_Features


- Four Differential Digital Data "Lanes" at 3.125Gbps
- Span 10m (33ft) of Twin-Axial Cable
- Receiver Equalization Reduces Intersymbol Interference (ISI)
- Low Power, 175mW per Channel
- Standby Mode—Power-Down State
- Single 3.3V Supply
- Signal Detect

Ordering Information

DADT		
PART	TEMP RANGE	PIN-PACKAGE
MAX3981UGH	0°C to +85°C	44 QFN-EP*
* CD Europead mad		

*EP = Exposed pad.

Pin Configuration appears at end of data sheet.



InfiniBand is a trademark and service mark of the InfiniBand Trade Association.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, VCC	-0.5V to +4.0V
Voltage at SDET	0.5V to (V _{CC} + 0.5V)
Voltage at IN_±	0.5V to (V _{CC} + 0.5V)
Current Out of OUT_±	25mA to +25mA

Continuous Power Dissipation ($T_A = +85^{\circ}C$)

5°C)2105mW
0°C to +85°C
55°C to +150°C
+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, input data rate = 3.125Gbps, $T_A = 0^{\circ}C$ to +85°C. Typical values are at V_{CC} = +3.3V and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Quere la Devue a		EN = TTL low			0.25	w
Supply Power		EN = TTL high		0.7	0.9	VV
		10Hz < f < 100Hz		100		
Supply Noise Tolerance		100Hz < f < 1MHz		40		mVp-p
		1MHz < f < 2.5GHz		10		
Signal Detect Assert		Input signal level to assert SDET (Note 1)	100			mVp-p
Signal Detect Deassert		Input signal level to deassert SDET (Note 1)			30	mVp-p
Signal Detect Delay		Delay time in detecting a change in presence of a signal (Note 4)			10	μs
Latency		From input to output		0.32		ns
CML RECEIVER INPUT	•		•			·
Input Voltage Swing		XAUI transmitter output measured differentially at point A, Figure 1, using K28.5 pattern (Note 4)	200		800	mVp-p
Return Loss		100MHz to 2.5GHz		12		dB
Input Resistance		Differential	80	100	120	Ω
EQUALIZATION						
Residual Jitter		Total jitter (Notes 2, 4)			0.3	Lillo n
nesidual siller		Deterministic jitter (Note 4)			0.2	Ulp-p
Random Jitter		(Note 2)		1.5		ps _{RMS}
CML TRANSMITTER OUTPUT (into 100 Ω ±19	Ω)				
Output Voltage Swing		Differential swing	550		850	mVp-p
Common-Mode Voltage				V _{CC} - 0.3		V
Transition Time	t _f , t _r	20% to 80% (Notes 3, 4)		60	130	ps
Differential Skew		Difference in 50% crossing between OUT_+ and OUT (Note 4)			12	ps
Output Resistance		Single ended	40	50	60	Ω

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +3.0V to +3.6V, input data rate = 3.125Gbps, $T_A = 0^{\circ}C$ to +85°C. Typical values are at V_{CC} = +3.3V and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
TTL CONTROL PINS						
Input High Voltage			2.0			V
Input Low Voltage					0.8	V
Input High Current					250	μA
Input Low Current					500	μA
Output High Voltage		Internal 10k Ω pullup	2.4			V
Output Low Voltage		Internal 10k Ω pullup			0.4	V

Note 1: K28.7 pattern is applied differentially at point A as shown in Figure 1.

Note 2: Total jitter does not include the signal source jitter. Total jitter (TJ) = (14.1 × RJ + DJ) where RJ is random RMS jitter and DJ is maximum deterministic jitter. Signal source is a K28.5± pattern (00 1111 1010 11 0000 0101) for the deterministic jitter test and K28.7 (0011111000) or equivalent for the random jitter test. Residual jitter is that which remains after equalizing media-induced losses of the environment of Figure 1 or its equivalent. The deterministic jitter at point B must be from media-induced loss and not from clock source modulation. Jitter is measured at 0V at point C of Figure 1.

Note 3: Using K28.7 (0011111000) pattern.

Note 4: AC specifications are guaranteed by design and characterization.





Figure 1. Test Conditions Referenced in the Electrical Characteristics Table


Typical Operating Characteristics


(V_{CC} = +3.3V, 3.125Gbps, 500mVp-p cable input with 2⁷ - 1 PRBS, T_A = +25°C, unless otherwise noted. Note: Twin-axial cable used was Tensolite, Z-Skew, 100Ω, 28AWG. Shielded twisted pair used was Madison 100Ω, 30AWG, spec #14887.)

EQUALIZER INPUT EYE DIAGRAM EQUALIZER OUTPUT EYE DIAGRAM EQUALIZER OPERATING AFTER 10m (33ft) OF TWIN-AXIAL CABLE AFTER 10m (33ft) OF TWIN-AXIAL CABLE **CURRENT vs. TEMPERATURE** 210 NORMAL OPERATION 190 (EN = TTL HIGH) 170 CURRENT (mA) 150 100mV/ 100mV/ 130 div div 110 90 STANDBY POWER 70 (EN = TTL LOW) 50 30 40 50 60 0 10 20 70 50ps/div 50ps/div TEMPERATURE (°C) **INPUT RETURN GAIN EQUALIZER INPUT EYE DIAGRAM AFTER EQUALIZER OUTPUT EYE DIAGRAM AFTER** (\$11, DIFFERENTIAL, INPUT 5m (16ft) OF SHIELDED TWISTED PAIR 5m (16ft) OF SHIELDED TWISTED PAIR 10 0 -10 GAIN (dB) 100mV/ 60mV/ -20 div div -30 -40 -50 50ps/div 50 1050 2050 3050 4050 50ps/div FREQUENCY (MHz) **EQUALIZER DETERMINISTIC JITTER vs. EQUALIZER DETERMINISTIC JITTER vs.** CABLE LENGTH CABLE LENGTH EQUALIZER LATENCY vs. TEMPERATURE (K28.5 PATTERN, 3.125Gbps) (K28.5 PATTERN, 2.5Gbps) 500 60 60 SHIELDED TWISTED PAIR 450 50 50 (MADISON) SHIELDED TWISTED PAIR (MADISON) 400 40 40 JITTER (ps) DELAY (ps) 350 30 30 TWIN-AXIAL 300 20 20





4





SIGNAL = -60dBm, DEVICE POWERED OFF)





/N/XI/N

MAX3981

Pin Description

		-
PIN	NAME	FUNCTION
1, 5, 9, 13, 23, 27, 31, 35	V _{CC}	+3.3V Supply Voltage
4, 8, 12, 16, 26, 30, 34, 38	GND	Supply Ground
2	IN1+	Positive Equalizer Input Channel 1, CML
3	IN1-	Negative Equalizer Input Channel 1, CML
6	IN2+	Positive Equalizer Input Channel 2, CML
7	IN2-	Negative Equalizer Input Channel 2, CML
10	IN3+	Positive Equalizer Input Channel 3, CML
11	IN3-	Negative Equalizer Input Channel 3, CML
14	IN4+	Positive Equalizer Input Channel 4, CML
15	IN4-	Negative Equalizer Input Channel 4, CML
17–22, 39–42	N.C.	No Connection. Leave unconnected.
24	OUT4-	Negative Equalizer Output Channel 4, CML
25	OUT4+	Positive Equalizer Output Channel 4, CML
28	OUT3-	Negative Equalizer Output Channel 3, CML
29	OUT3+	Positive Equalizer Output Channel 3, CML
32	OUT2-	Negative Equalizer Output Channel 2, CML
33	OUT2+	Positive Equalizer Output Channel 2, CML
36	OUT1-	Negative Equalizer Output Channel 1, CML
37	OUT1+	Positive Equalizer Output Channel 1, CML
43	EN	Enable Equalizer Input. A TTL high selects normal operation. A TTL low selects low-power standby mode.
44	SDET	Signal Detect Output for Channel 1. Produces a TTL high output when a signal is detected.
	EP	Exposed Pad. The exposed pad must be soldered to the circuit board ground plane for proper thermal and electrical performance.

_Detailed Description

Receiver and Transmitter

The adaptive equalizer accepts four lanes of 3.125Gbps CML digital data signals and compensates each received signal for dielectric and skin losses. A limiting amp shapes the output of the equalizer and the output driver transmits the regenerated XAUI lanes as CML signals. The source impedance and termination impedance are 100Ω differential.

General Theory of Operation

Internally, the MAX3981 is comprised of signal-detect circuitry, four matched equalizers, and one equalizer control loop. The four equalizers are made up of a master equalizer and three slave equalizers. The adaptive control is generated from only channel 1. It is assumed that all channels have the same characterization in frequency content, coding, and transmission length.

The master equalizer consists of the following functions: signal detect, adaptive equalizer, equalizer control, limiting and output drivers. The signal detect indicates input signal power. When the input signal level is sufficiently high, the SDET output is asserted. This does not directly control the operation of the part.

The equalizer core reduces intersymbol interference (ISI), compensating for frequency-dependent, mediainduced loss. The equalization control detects the spectral contents of the input signal and provides a control voltage to the equalizer core, adapting it to different media. The equalizer operation is optimized for short-run DC-balanced transmission codes such as 8b/10b codes.

CML Input and Output Buffers

The input and output buffers are implemented using current-mode logic (CML). Equivalent circuits are shown in Figures 2 and 3. For details on interfacing with CML, see Maxim application note HFAN-1.0, *Interfacing Between CML, PECL, and LVDS*. The common-mode voltages of the input and output are above 2.5V. AC-coupling capacitors are required when interfacing this part. Values of 0.10μ F or greater are recommended.

Media Equalization


Equalization at the input port compensates for the highfrequency loss encountered with twin-axial cable or shielded twisted pair. This part is optimized for 10ft (3m) and 3.125Gbps; however, the part will reduce ISI for signals spanning longer distances and functions for data rates from 2Gbps to 4Gbps providing that shortlength balanced codes, such as 8b/10b, are used.

Applications Information

Standby Mode

The standby state allows reduced-power operation. The TTL input, EN, must be set to TTL high for normal operation. A TTL low at EN forces the equalizer into the standby state. The signal EN does not affect the opera-

Functional Diagram






Figure 3. CML Output Buffer

Figure 2. CML Input Buffer

tion of the signal detect (SDET) function. For constant operation, connect the EN signal directly to $V_{CC}.$

Signal Detect with Standby Mode

Signal activity is detected on channel 1 only (IN1±). When the peak-to-peak differential voltage at IN1± is less than 30mVp-p, the TTL output SDET goes low. When the peak-to-peak differential voltage becomes greater than 100mVp-p, SDET is asserted high. SDET can be used to automatically force the equalizer into standby mode by connecting SDET directly to the EN input. When not used, SDET should not be connected.


The signal-detect function continues to operate while the part is in standby mode. While connected to the EN pin, the signal detect can "wake up" the part and resume normal operation.

Layout Considerations

MAX3981

Circuit board layout and design can significantly affect the MAX3981 performance. Use good high-frequency design techniques, including minimizing ground inductances and vias and using controlled-impedance transmission lines for the high-frequency data signals. Signals should be routed differentially to reduce EMI susceptibility and crosstalk. Power-supply decoupling capacitors should be placed as close as possible to the V_{CC} pins.

7



Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
44 QFN-EP	G4477-1	<u>21-0092</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/01	Initial release.	_
4	E /02	Added the package code to the Ordering Information table.	1
	5/03	Updated the 21-0092 package drawing in the Package Information section.	8, 9
2	12/08	Changed the Absolute Maximum Ratings of SDET, IN_ \pm from +5.0V to (V _{CC} to 0.5V) to -5.0V to (V _{CC} to 0.5V).	2

MAX3981

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____

MAXIM is a registered trademark of Maxim Integrated Products, Inc.

_____9