

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Features



Low-Voltage, Combination Single-Ended 8-to-1/Differential 4-to-1 Multiplexer

Channels

General Description

The MAX4598 low-voltage, CMOS analog IC is a configurable single-ended 8-to-1/differential 4-to-1 multiplexer. In addition to the input channels, both V+ and GND can be switched to the output channels, enabling the supply voltages to be monitored. The MAX4598 operates from a single +2.7V to +12V supply or from dual ±6V supplies. The device has low on-resistance $(75\Omega \text{ max})$ and TTL-compatible logic inputs from either ±5V or a single +5V supply. Each switch can handle Rail-to-Rail® analog signals. The MAX4598 has two modes of operation: as a standard multiplexer and as a "latchable" multiplexer where the address lines are strobed. The off-leakage current is only 0.1nA at $T_A =$ $+25^{\circ}$ C and 2nA at T_A = $+85^{\circ}$ C. ESD protection is > 2kVper Method 3015.7.

The MAX4598 is available in small 20-pin SSOP, SO, and DIP packages.

Applications

ADC Systems

Battery-Operated Equipment

Test Equipment

Avionics

Audio-Signal Routing

Networking

♦ V+ and GND Can Be Switched to the Output


- ♦ 75Ω (max) On-Resistance
- **♦** Single-Ended or Differential Operation
- ♦ 2pC (typ) Charge Injection
- **♦ Latched or Unlatched Operation**
- ◆ TTL-Compatible Logic Inputs at ±5V Supply
- ♦ Handles Rail-to-Rail Analog Signals

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX4598CAP	0°C to +70°C	20 SSOP
MAX4598CWP	0°C to +70°C	20 Wide SO
MAX4598CCP	0°C to +70°C	20 Plastic DIP
MAX4598C/D	0°C to +70°C	Dice*
MAX4598EAP	-40°C to +85°C	20 SSOP
MAX4598EWP	-40°C to +85°C	20 Wide SO
MAX4598EPP	-40°C to +85°C	20 Plastic DIP

^{*}Contact factory for dice specifications.

Pin Configuration/Functional Diagram



Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

NIXIN

ABSOLUTE MAXIMUM RATINGS

V+ to GNDV- to GND	
V+ to V	
A_, EN, LATCH, NLATCH, NO_, COM_	_
(Note 1)	.(V0.3V) to $(V++0.3V)$
Continuous Current (any terminal)	±20mA
Peak Current, NO_, or COM_	
(pulsed at 1ms, 10% duty cycle max))±40mA

Continuous Power Dissipation $(T_A = +70^{\circ}C)$	
SSOP (derate 8mW/°C above +70°C)	640mW
Wide SO (derate 10mW/°C above +70°C)	800mW
Plastic DIP (derate 10.53mW/°C above +70	°C)889mW
Operating Temperature Ranges	
MAX4598C_P	0°C to +70°C
MAX4598E_P	40°C to +85°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10sec)	+300°C

Note 1: Signals on NO_, COM_, EN, LATCH, NLATCH, or A_ exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Dual Supplies

 $(V+ = +5V \pm 10\%, V- = -5V \pm 10\%, V_{IH} = 2.4V, V_{IL} = 0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNIT	
SWITCH	'						
Analog Signal Range	V _{COM_} , V _{NO_}	(Note 3)		V-		V+	V
On-Resistance	Davi	I _{COM} _ = 1mA,	T _A = +25°C		45	75	0
	RON	V _{NO} _ = ±3.0V, V+ = 4.5V, V- = -4.5V	TA = TMIN to TMAX			100	Ω
On-Resistance Matching	A.D	I _{COM} _ = 1mA,	T _A = +25°C		1	4	0
Between Channels (Note 4)	ΔR _{ON}	V _{NO} _ = ±3.0V, V+ = 4.5V, V- = -4.5V	TA = TMIN to TMAX			6	Ω
On-Resistance Flatness	D=: . =	I _{COM} _ = 1mA;	T _A = +25°C		7	10	Ω
(Note 5)	RFLAT	V _{NO} _= -3V, 0, 3V; V+ = 4.5V, V- = -4.5V	TA = TMIN to TMAX			13	
NO Off-Leakage Current (Note 6)		V _{NO} _= ∓4.5V, V _{COM} _= ±4.5V, V+ = 5.5V, V- = -5.5V	T _A = +25°C	-0.1	0.01	0.1	nA
	INO(OFF)		TA = TMIN to TMAX	-2		2	
COM Off-Leakage Current	1	V _{COM} = ±4.5V, V _{NO} = ∓4.5V, V+ = 5.5V, V- = -5.5V	T _A = +25°C	-0.2	0.01	0.2	nA
(Note 6)	ICOM(OFF)		TA = TMIN to TMAX	-10		10	
COM On-Leakage Current	1	V _{COM} _ = ±4.5V,	T _A = +25°C	-0.2	0.01	0.2	Λ
(Note 6)	ICOM(ON)	V _{NO} _ = ±4.5V, V+ = 5.5V, V- = -5.5V	TA = TMIN to TMAX	-10		10	nA
LOGIC INPUTS	<u> </u>					'	
Input High Voltage	V _{IH}			2.4	1.7		V
Input Low Voltage	V _{IL}				1.4	0.8	V
Input Current with Input Voltage High	Іін	V _{EN} = V _A _ = V _{LATCH} =	-0.1	0.01	0.1	μΑ	
Input Current with Input Voltage Low	I _{IL}	VEN = VA_ = VLATCH =	VNLATCH = VCAL = 0	-0.1	0.01	0.1	μΑ

2 ______*NIXI/*N

ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V+ = +5V $\pm 10\%$, V- = -5V $\pm 10\%$, V_{IH} = 2.4V, V_{IL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNIT	
SUPPLY								
Power-Supply Range				±2.7		±6	٧	
Positive Supply Current	l+	VEN = VA_ = VLATCH = VNLATCH = 0 or V+,	T _A = +25°C	-1	0.001	1	μΑ	
		V+ = 5.5V, V- = -5.5V	$T_A = T_{MIN}$ to T_{MAX}	-5		5	, r	
Negative Supply Current	l-	V _{EN} = V _A _ = V _{LATCH} = V _{NLATCH} = 0 or V+,	T _A = +25°C	-1	0.001	1	μΑ	
		V+ = 5.5V, V- = -5.5V	TA = TMIN to TMAX	-5		5	P	
GND Supply Current	IGND	VEN = VA_ = VLATCH = VNLATCH = 0 or V+,	T _A = +25°C	-1	0.001	1	μΑ	
	-GIVE	V+ = 5.5V, V- = -5.5V	$T_A = T_{MIN}$ to T_{MAX}	-5		5	P	
DYNAMIC								
Transition Time	trans	Figure 1	T _A = +25°C		65	100	ns	
			$T_A = T_{MIN}$ to T_{MAX}			150		
Break-Before-Make Interval (Note 3)	topen	Figure 2	T _A = +25°C	4	10		ns	
Enable Turn-On Time	tou	Figure 3	T _A = +25°C		55	90	ne	
Enable furn-On filme	ton		T _A = T _{MIN} to T _{MAX}			120	ns	
Enable Turn-Off Time	torr	Figure 3	T _A = +25°C		40	70	ns	
Litable fulli-Oil fillie	toff		TA = TMIN to TMAX			100		
Charge Injection (Note 3)	V _{CTE}	$C_L = 1nF, V_{NO} = 0,$ Figure 4	T _A = +25°C		2	5	рС	
Off-Isolation (Note 7)	V _{ISO}	V _{EN} = 0, f = 1MHz, Figure 5	T _A = +25°C		-90		dB	
Crosstalk Between Channels (Note 8)	V _{CT}	V _{EN} = 2.4V, f = 1MHz, V _{GEN} = 1Vp-p, Figure 5	T _A = +25°C		-80		dB	
Logic Input Capacitance	C _{IN}	f = 1MHz	$T_A = +25^{\circ}C$		3		pF	
NO Off-Capacitance	C _{OFF}	f = 1MHz, V _{EN} = V _{COM} = 0, Figure 6	T _A = +25°C		3		pF	
COM Off-Capacitance	C _{COM(OFF)}	f = 1MHz, V _{EN} = V _{COM} = 0, Figure 6	T _A = +25°C		15		pF	
COM On-Capacitance	C _{COM(ON)}	f = 1MHz, V _{EN} = 2.4V, V _{COM} _ = 0	T _A = +25°C		26		pF	
LATCH TIMING (Note 3)								
Setup Time	ts	Figure 7	$T_A = +25^{\circ}C$ $T_A = T_{MIN} \text{ to } T_{MAX}$		30	70 80	ns	
Hold Time	tH	Figure 7	T _A = +25°C	-10	0	OU	ns	
	чн	90.0 /	$T_A = T_{MIN}$ to T_{MAX}	-10			110	

ELECTRICAL CHARACTERISTICS—Single +5V Supply

 $(V_{+} = +5V \pm 10\%, V_{-} = 0, V_{IH} = 2.4V, V_{IL} = 0.8V, T_{A} = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_{A} = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT
SWITCH							
Analog Signal Range	V _{NO_} , V _{COM_}	(Note 3)		0		V+	٧
	В	I _{COM} _ = 1mA,	T _A = +25°C		80	150	0
On-Resistance	R _{ON}	V _{NO} _ = 3.0V, V+ = 4.5V	$T_A = T_{MIN}$ to T_{MAX}			200	Ω
On-Resistance Matching		ICOM_ = 1mA,	T _A = +25°C		2	8	
Between Channels (Notes 3, 4)	ΔR _{ON}	V _{NO} _ = 3.0V, V+ = 4.5V	$T_A = T_{MIN}$ to T_{MAX}			12	Ω
On-Resistance Flatness	R _{FLAT}	I _{COM} _= 1mA; V _{NO} _= 3V, 2V, 1V; V+ = 4.5V	T _A = +25°C		8		Ω
NO Off-Leakage Current		V _{NO} _ = 4.5V, 1V;	T _A = +25°C	-0.1		0.1	
(Notes 6, 9)	I _{NO(OFF)}	$V_{COM} = 1V, 4.5V;$ V+ = 5.5V	$T_A = T_{MIN}$ to T_{MAX}	-2		2	nA
COM Off-Leakage Current	V _{COM} _ = 4.5V, 1V;		T _A = +25°C	-0.2		0.2	
(Notes 6, 9)	I _{COM(OFF)}	V _{NO} _= 1V,4.5V; V+ = 5.5V	$T_A = T_{MIN}$ to T_{MAX}	-10		10	- nA
COM On-Leakage Current	$I_{COM(ON)} V_{NO} = 0$	V _{COM} _ = 4.5V,	T _A = +25°C	-0.2		0.2	- nA
(Notes 6, 9)		V _{NO} _ = 4.5V, V+ = 5.5V	T _A = T _{MIN} to T _{MAX}	-10		10	
LOGIC INPUTS (Note 3)			1				
Input High Voltage	VIH			2.4	1.6		V
Input Low Voltage	VIL				1.3	8.0	V
Input Current with Input Voltage High		V _{EN} = V _{LATCH} = V _A _=	V _{NLATCH} = V+	-0.1	0.01	0.1	μΑ
Input Current with Input Voltage Low		VEN = VLATCH = VA_=	V _{NLATCH} = 0	-0.1	0.01	0.1	μΑ
SUPPLY							
Power-Supply Range				2.7		12.0	V
Positive Cumply Current (Note 2)	1.	VEN = VA_ = VLATCH	T _A = +25°C	-1		1	
Positive Supply Current (Note 3)	I+	= V_{NLATCH} = 0 or V_{+} , V_{+} = 5.5 V_{-} T_{A} = T_{MIN} to T_{MAX}		-5		5	μΑ
DYNAMIC (Note 3)							
Transition Time	tTDANIO	V _{NO} _ = 3V,	T _A = +25°C		115	160	nc
Hanswoll IIIIe	ttrans	Figure 1 $T_A = T_{MIN}$ to T_{MAX}				210	ns
Break-Before-Make Interval	topen	Figure 2	T _A = +25°C	4	10		ns
Enable Turn-On Time	ton	Figure 3	T _A = +25°C		85	140	nc
LIADIE IUITI-OII IIIIE	ton	i igule o	T _A = T _{MIN} to T _{MAX}			170	ns
Enable Turn-Off Time	toff	Figure 3	$T_A = +25^{\circ}C$		60	100 ns	
	-011	3	$T_A = T_{MIN}$ to T_{MAX}			120	

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

 $(V+ = +5V \pm 10\%, V- = 0, V_{IH} = 2.4V, V_{IL} = 0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNIT	
Charge Injection	V _{CTE}	$C_L = 1nF, V_{NO} = 0,$ Figure 4	T _A = +25°C		1	5	рС	
LATCH TIMING (Note 3)	LATCH TIMING (Note 3)							
Setup Time	to	Figure 7	T _A = +25°C		30	70	ns	
Setup Time	ts		TA = TMIN to TMAX			80	115	
Hold Time	Timo tu		T _A = +25°C	-10	0			
Hold Time	tH	Figure 7	TA = TMIN to TMAX	-10			ns	

ELECTRICAL CHARACTERISTICS—Single +3V Supply


 $(V+ = +2.7V \text{ to } +3.6V, V- = 0, V_{IH} = 2.4V, V_{IL} = 0.6V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONI	MIN	TYP	MAX	UNIT	
SWITCH	•						
Analog Signal Range		(Note 3)		0		V+	V
On-Resistance	Ron	$I_{COM} = 0.2 \text{mA},$ $V_{NO} = 1.5 \text{V},$	T _A = +25°C		220	500	Ω
On resistance	1 1014	V _H = 2.7V	$T_A = T_{MIN}$ to T_{MAX}			600	22
LOGIC INPUTS (Note 3)							
Input High Voltage	lін			2.4	1.1		V
Input Low Voltage	IIL				1.0	0.6	V
DYNAMIC (Note 3)	•						
Transition Time	trans	V _{NO1} = 1.5V, V _{NO8} = 0, Figure 1	T _A = +25°C		200	310	ns
Enable Turn-On Time	ton	V _{NO1} = 1.5V, Figure 3	T _A = +25°C		160	250	ns
Enable Turn-Off Time	toff	V _{NO1} = 1.5V, Figure 3	T _A = +25°C		120	180	ns
LATCH TIMING (Note 3)	•			•			
Setup Time	ts	Figure 7	T _A = +25°C		45	80	ns
Hold Time	tH	Figure 7	T _A = +25°C	-10	0		ns

- Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.
- Note 3: Guaranteed by design.
- Note 4: $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.
- Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
- Note 6: Leakage parameters are 100% tested at maximum-rated hot temperature and guaranteed by correlation at +25°C.
- Note 7: Off-Isolation = $20\log_{10}(V_{COM}/V_{NO})$, V_{COM} = output, V_{NO} = input to off switch.
- Note 8: Between any two switches.
- Note 9: Leakage testing at single supply is guaranteed by testing with dual supplies.


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, unless otherwise noted.)$





Pin Description

PIN	NAME	FUNCTION
1	COMB	Multiplexer Output B
2	A1	Address Bit 1
3	A0	Address Bit 0
4	NO4	Channel Input 4
5	NO2	Channel Input 2
6	NO3	Channel Input 3
7	NO1	Channel Input 1
8	V-	Negative Supply Voltage
9	V+	Positive Supply Voltage
10	COMA	Multiplexer Output A
11	NLATCH	Data-Strobe Mode Select
12	LATCH	Latch Input
13	EN	Multiplexer Enable
14	NO5	Channel Input 5
15	NO7	Channel Input 7
16	NO6	Channel Input 6
17	NO8	Channel Input 8
18	A3	Address Bit 3
19	A2	Address Bit 2
20	GND	Ground

Detailed Description

The MAX4598 can be configured as a single 8-channel or dual 4-channel multiplexer. In the single 8-to-1 multiplexer configuration, COMA connects to one of the eight inputs (NO1 to NO8), GND, or V+ by the address inputs A0 to A2 (see *Truth Table*). In the dual 4-to-1 multiplexer configuration, COMA connects to one of the four inputs (NO1, NO3, NO5, NO7), GND, or V+, and COMB connects to one of the four inputs (NO2, NO4, NO6, NO8) or GND by the address inputs A0 to A2 (see *Truth Table*).

The MAX4598 functions as a standard multiplexer when NLATCH is high. When NLATCH is low, the condition set by A0 to A3 is activated at the rising edge of LATCH. Otherwise, the outputs remain at the previously set condition.

Applications Information

The MAX4598 construction is typical of most CMOS analog switches. It has three supply pins: V+, V-, and GND. The positive and negative power supplies are used to drive the internal CMOS switches and set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog signal pin and V+ and V-. If the voltage on any pin exceeds V+ or V- by 0.3V, one of the ESD diodes starts to conduct. During normal operation these reverse-biased ESD diodes leak, forming the only current drawn from V-.

Truth Table

А3	A2	A 1	Α0	EN	LATCH	NLATCH	COMA	СОМВ
Х	х	х	х	0	Х	Х	High-Z	High-Z
Х	х	х	х	1		0	State is latched on the rising edge of LATCH	State is latched on the rising edge of LATCH
0	0	0	0	1	Х	1	NO1	GND
0	0	0	1	1	Х	1	NO2	GND
0	0	1	0	1	Х	1	NO3	GND
0	0	1	1	1	Х	1	NO4	GND
0	1	0	0	1	Х	1	NO5	GND
0	1	0	1	1	Х	1	NO6	GND
0	1	1	0	1	Х	1	NO7	GND
0	1	1	1	1	Х	1	NO8	GND
1	0	0	0	1	Х	1	NO1	NO2
1	0	0	1	1	Х	1	NO3	NO4
1	0	1	0	1	Х	1	NO5	NO6
1	0	1	1	1	Х	1	NO7	NO8
1	1	0	0	1	Х	1	GND	GND
1	1	0	1	1	Х	1	V+	GND
1	1	1	0	1	Х	1	NO8	NO8
1	1	1	1	1	Х	1	High-Z	High-Z

x = Don't care

Virtually all the analog leakage current is through the ESD diodes. Although the ESD diodes on a given signal pin are identical, and therefore fairly well balanced, they are reverse-biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakage varies as the signal varies. The difference in the two diodes' leakage from the signal path to the V+ and V- pins constitutes the analog signal-path leakage current. All analog leakage current flows to the supply terminals, not to the other switch terminal. This explains how both sides of a given switch can show leakage currents of either the same or opposite polarity.

There is no connection between the analog signal paths and GND. The analog signal paths consist of an N-channel and a P-channel MOSFET, with their sources and drains paralleled and their gates driven out of phase with V+ and V- by the logic-level translators.

V+ and GND power the internal logic and logic-level translators, and set the input logic thresholds. The logic-level translators convert the logic levels to switched V+ and V- signals to drive the analog switch gates. This drive signal is the only connection between

the logic supplies and the analog supplies. All pins have ESD protection to V+ and to V-.

Increasing V- has no effect on the logic-level thresholds, but it does increase the drive to the P-channel switches, reducing their on-resistance. V- also sets the negative limit of the analog signal voltage.

The logic-level thresholds are CMOS- and TTL-compatible when V+ is +5V. As V+ is raised, the threshold increases slightly; when V+ reaches +12V, the level threshold is about 3.2V, which is above the TTL output high-level minimum of 2.4V but still compatible with CMOS outputs.

Bipolar-Supply Operation

The MAX4598 operates with bipolar supplies between $\pm 2.7V$ and $\pm 6V$. The V+ and V- supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 13V. Do not connect the MAX4598 V+ pin to +3V and connect the logic-level input pins to TTL logic-level signals. TTL logic-level outputs can exceed the absolute maximum ratings, causing damage to the part and/or external circuits.

8 ______ /I/XI/VI

Caution: The absolute maximum V+ to V- differential voltage is 13V. Typical "±6 Volt" or "12 Volt" supplies with ±10% tolerances can be as high as 13.2V from V+ to V-. This voltage can damage the MAX4598. Even ±5% tolerance supplies may have overshoot or noise spikes that exceed 13V.

Single-Supply Operation

The MAX4598 operates from a single supply between +2.7V and +12V when V- is connected to GND. All of the bipolar precautions must be observed. However, these parts are optimized for ±5V operation, and most AC and DC characteristics are degraded significantly when departing from ±5V. As the overall supply voltage (V+ to V-) is lowered, switching speed, on-resistance,

off-isolation, and distortion are degraded (see *Typical Operating Characteristics*).

Single-supply operation also limits signal levels and interferes with grounded signals. When V-=0, AC signals are limited to -0.3V. Voltages below -0.3V can be clipped by the internal ESD-protection diodes, and the parts can be damaged if excessive current flows.

Power Off

When power to the MAX4598 is off (i.e., V+=V-=0), the Absolute Maximum Ratings still apply: neither logic-level inputs on NO_ nor signals on COM_ can exceed $\pm 0.3V$. Voltages beyond $\pm 0.3V$ cause the internal ESD-protection diodes to conduct, and the parts can be damaged if excessive current flows.

Test Circuits/Timing Diagrams




Figure 1. Transition Time




Figure 2. Break-Before-Make Interval

Test Circuits/Timing Diagrams (continued)




Figure 3. Enable Switching Time




Figure 4. Charge Injection




Figure 5. Off-Isolation/Crosstalk

Test Circuits/Timing Diagrams (continued)




Figure 6. NO_/COM_ Capacitance





Figure 7. Setup Time, Hold Time



TRANSISTOR COUNT: 287
SUBSTRATE CONNECTED TO V+

NOTES

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.