

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









General Description

The MAX4800A/MAX4802A provide high-voltage switching on eight channels for ultrasonic imaging and printer applications. The devices utilize BCDMOS process technology to provide eight high-voltage low-chargeinjection SPST switches, controlled by a 20MHz serial interface. Data is clocked into an internal 8-bit shift reqister and retained by a programmable latch with enable and clear inputs. A power-on reset function ensures that all switches are open on power-up.

The devices operate with a wide range of high-voltage supplies including: VPP/VNN = +100V/-100V, +185V/-15V, and +40V/-160V. The digital interface operates from a separate $V_{\overline{DD}}$ supply from +2.7V to +6V. Digital inputs DIN, CLK, LE, and CLR are +6V tolerant, independent of the V_{DD} supply voltage. The MAX4802A provides integrated $35k\Omega$ bleed resistors on each switch terminal to discharge capacitive loads.

The devices are drop-in replacements for the Supertex HV2203 and HV2303. They are available in the 48-pin LQFP, 26-bump CSBGA, and 28-pin PLCC packages. All devices are specified for the commercial 0°C to +70°C temperature range.

Applications

Ultrasound Imaging **Printers**

Ordering Information/ Selector Guide

PART	BLEED RESISTORS	SECOND SOURCE	PIN- PACKAGE 26 CSBGA 28 PLCC 48 LQFP 26 CSBGA 28 PLCC	
MAX4800ACXZ+*	No	_	26 CSBGA	
MAX4800ACQI+	No	HV2203PJ-G	28 PLCC	
MAX4800ACCM+*	No	HV2203FG-G	48 LQFP	
MAX4802ACXZ+*	Yes	_	26 CSBGA	
MAX4802ACQI+	Yes	HV2303PJ-G	28 PLCC	
MAX4802ACCM+*	Yes	HV2303FG-G	48 LQFP	


Note: All devices are specified over the commercial 0°C to +70°C temperature range.

SPI is a trademark of Motorola, Inc.

Features

- ♦ Fast SPI™ Interface 20MHz
- ♦ Pin-Compatible Replacement for Supertex HV2203 (MAX4800A)
- ♦ Pin-Compatible Replacement for Supertex HV2303 (MAX4802A)
- ♦ Flexible High-Voltage Supplies Up to Vpp VNN = 200V
- ♦ Low-Charge-Injection, Low-Capacitance 22Ω **Switches**
- ♦ DC to 50MHz Analog-Signal Frequency Range
- ♦ -77dB Off-Isolation at 5MHz
- ♦ Low 10µA Quiescent Current
- ♦ Integrated Bleed Resistors (MAX4802A Only)
- ♦ Available in Standard PLCC, LQFP, and CSBGA **Packages**

Pin/Bump Configurations



^{*}Future product—contact factory for availability.

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)	
V _{DD} Logic Supply Voltage	0.3V to +7V
V _{PP} - V _{NN} Supply Voltage	220V
VPP Positive Supply Voltage	0.3V to $(V_{NN} + 220V)$
V _{NN} Negative Supply Voltage	+0.3V to -220V
Logic Inputs LE, CLR, CLK, DIN	
DOUT	0.3V to $(V_{DD} + 0.3V)$
RGND (MAX4802A)	4.5V to +0.3V
COM_, NO	V _{NN} to V _{PP}
Continuous Power Dissipation (T _A =	
26-Bump CSBGA (derate 11.8mW	//°C above +70°C)941mW
28-Pin PLCC (derate 10.5mW/°C a	above +70°C)842mW
48-Pin LQFP (derate 22.7mW/°C a	above +70°C)1818mW

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	
Lead Temperature (excluding CSBGA,	soldering, 10s)+300°C
Soldering Temperature (reflow)	
28 PLCC	+245°C
All other packages	+260°C

PACKAGE THERMAL CHARACTERISTICS (Note 1)

26 CSBGA	
Junction-to-Ambient Thermal Resistance (θJA)85°C)/W
Junction-to-Case Thermal Resistance (θJC)23°C)/W
28 PLCC	
Junction-to-Ambient Thermal Resistance (θJA)44°C)/W
Junction-to-Case Thermal Resistance (θJC)10°C)/W

Junction-to-Ambient Thermal Resistance (θJA)......44°C/W Junction-to-Case Thermal Resistance (θJC)......10°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.7 \text{V to } +6 \text{V}, V_{PP} = +40 \text{V to } (V_{NN} + 200 \text{V}), V_{NN} = -40 \text{V to } -160 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25 \text{°C.}$) (Note 2)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	
ANALOG SWITCH	·	•			•			•
Analog-Signal Range	VCOM_, VNO_	(Note 3)			V _{NN} + 10		V _{PP} - 10	V
				T _A = 0°C			30	
		l	I _{COM} = 5mA	$T_A = +25$ °C		26	38	
		V _{PP} = +40V, V _{NN} = -160V, V _{COM} = 0V		$T_A = +70^{\circ}C$			48	-
			I _{СОМ} = 200mA	T _A = 0°C			25	
				$T_A = +25^{\circ}C$		22	27	
Small-Signal Switch	Povo			$T_A = +70^{\circ}C$			32	Ω
On-Resistance	Rons			T _A = 0°C			25	1 22
			I _{COM} = 5mA	T _A = +25°C		22	27	
		$V_{PP} = +100V,$		$T_A = +70^{\circ}C$			30	
		$V_{NN} = -100V,$ $V_{COM} = 0V$		T _A = 0°C			18]
		VCOIVI_ = UV	I _{COM} = 200mA	T _A = +25°C		18	24	
			2001117	$T_A = +70^{\circ}C$			27	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7V \text{ to } +6V, V_{PP} = +40V \text{ to } (V_{NN} + 200V), V_{NN} = -40V \text{ to } -160V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$ (Note 2)

PARAMETER	SYMBOL		CONDITION	IS		MIN	TYP	MAX	UNITS
					T _A = 0°C			23	
			$I_{COM} = 5m$	Α	$T_A = +25^{\circ}C$		20	25	
Small-Signal Switch	Davis	$V_{PP} = +160V, V_{NN} = -40V$			$T_A = +70^{\circ}C$			30	
On-Resistance	Rons				T _A = 0°C			22	Ω
			I _{СОМ} = 200mA		$T_A = +25^{\circ}C$		16	25	
			20011IA		$T_A = +70^{\circ}C$			27	
Small-Signal Switch On-Resistance Matching	ΔR _{ONS}	V _{PP} = +100V, \ V _{COM} _ = 0V, I ₀					5	20	%
Large-Signal Switch On-Resistance	Ronl	VCOM_ = VPP -	10V, I _{COM} =	= 1A			15		Ω
Shunt Resistance (MAX4802A only)	R _{INT}	NO_ or COM_	to RGND, sv	vitch	n off	30	35	50	kΩ
Switch-Off Leakage	ICOM_(OFF),	V _{COM} _, V _{NO} _ =	= V _{PP} - 10V (or un	connected;		0	2	μΑ
Switch-Off Leakage	INO_(OFF)	(MAX4800A or	nly)					10	μΑ
Switch-Off DC Offset		R _L = 100kΩ (N no load (MAX					0	10	mV
Switch-On DC Offset		_ ,	R_L =100k Ω (MAX4800A), no load (MAX4802A)				0	10	mV
0 11 0 1 15 1 0				TA	= 0°C	3			
Switch-Output Peak Current (Note 4)		ICOM_ duty cy	cle ≤ 0.1%	TA	= +25°C	2	3] A
(11010 4)				TA	= +70°C	2			
Switch-Output Isolation Diode Current		300ns pulse w	vidth, 2% du	у су	vcle (Note 4)	300			mA
SWITCH DYNAMIC CHARACTE	RISITICS								
Off lookstion (Note 4)	Viac	f = 5MHz, RL :	= 1kΩ, C _L =	15p	F	-30	-33		40
Off-Isolation (Note 4)	V _{ISO}	f = 5MHz, RL :	= 50Ω			-58	-77		dB
Crosstalk	VCT	f = 5MHz, RL :	= 50Ω (Note	4)		-60	-80		dB
COM_, NO_ Off-Capacitance	CCOM_(OFF), CNO_ (OFF)	VCOM_ = 0V, V	NO_ = 0V, f	= 1N	/IHz (Note 4)	4	11	18	рF
COM_ On-Capacitance	C _{COM} _ (ON)	V _{COM} _ = 0V, f = 1MHz (Note 4)				20	36	56	рF
Output Voltage Spike	Vspk	$R_L = 50\Omega$ (Note 4)				-150		+150	mV
Chargo Injection		V _{PP} = +40V, V _{NN} = -160V, V _{COM} = 0V V _{PP} = +100V, V _{NN} = -100V, V _{COM} = 0V			820				
Charge Injection (MAX4802A only)	Q				600		рС		
		V _{PP} = +160V, V _{NN} = -40V, V _{COM} = 0V				350			
LOGIC LEVELS									
Logic-Input Low Voltage	V _{IL}						0.75	V	
Logic-Input High Voltage	VIH					V _{DD} - 0.75			V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7 \text{V to } +6 \text{V}, V_{PP} = +40 \text{V to } (V_{NN} + 200 \text{V}), V_{NN} = -40 \text{V to } -160 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25 \,^{\circ}\text{C}$.) (Note 2)

PARAMETER	SYMBOL		CONDITIONS		MIN	TYP	MAX	UNITS	
Logic Input Capacitance	CIN	(Note 4)					10	pF	
Logic Input Leakage	I _{IN}				-1		+1	μΑ	
DOUT Low Voltage	V _{OL}	I _{SINK} = 1mA					0.4	V	
DOUT High Voltage	V _{OH}	I _{SOURCE} = 0.	75mA		V _{DD} - 0.5			V	
POWER SUPPLIES	•	•						•	
V _{DD} Supply Voltage	V _{DD}				2.7		6.0	V	
V _{PP} Supply Voltage	V _{PP}				40		V _{NN} + 200	V	
V _{NN} Supply Voltage	V _{NN}				-160		-15	V	
V _{DD} Supply Quiescent Current	IDDQ	V _{IL} = 0V, V _{IH}	= V _{PSD} , f _{CLK} = 0	Hz			3	μΑ	
V _{DD} Supply Dynamic Current	I _{DD}	$V_{DD} = +5V, V$ $f_{CLK} = 5MHz$	$I_{IL} = OV, V_{IH} = +5$	5V,			2	mA	
V _{PP} Supply Quiescent Current	I _{PPQ}	All switches ICOM_(ON) = {	remain on or off, 5mA			10	50	μА	
				T _A = 0°C			6.5		
			$V_{PP} = +40V,$ $V_{NN} = -160V$	$T_A = +25^{\circ}C$			6.5		
		50kHz	V1010 = 100 V	$T_A = +70^{\circ}C$			6.5		
		output	$V_{PP} = +100V,$	$T_A = 0$ °C			4.0		
VPP Supply Dynamic Current	Ірр	switching		$V_{NN} = +100V,$ $V_{NN} = -100V$	$T_A = +25^{\circ}C$			4.0	mA
		frequency	1/1/1/ - 1001	$T_A = +70^{\circ}C$			4.0		
		with no load	\/ss .160\/	$T_A = 0$ °C			4.0]	
			$V_{PP} = +160V,$ $V_{NN} = -40V$	$T_A = +25^{\circ}C$			4.0		
			THIN	$T_A = +70^{\circ}C$			4.0		
V _{NN} Supply Quiescent Current	I _{NNQ}	All switches ICOM_(ON) = {	remain on or off, 5mA			10	50	μΑ	
			.,	T _A = 0°C			6.5		
			$V_{PP} = +40V,$ $V_{NN} = -160V$	$T_A = +25^{\circ}C$			6.5		
V _{NN} Supply Dynamic Current		50kHz	VIVIV = -100V	$T_A = +70^{\circ}C$			6.5		
		output	1001	T _A = 0°C			4.0		
	I _{NN}	switching	$V_{PP} = +100V,$ $V_{NN} = -100V$	$T_A = +25^{\circ}C$			4.0	mA	
		frequency	11414 - 1004	$T_A = +70^{\circ}C$			4.0]	
		with no load		T _A = 0°C			4.0		
			$V_{PP} = +160V,$ $V_{NN} = -40V$	$T_A = +25^{\circ}C$			4.0]	
			- 1414	$T_A = +70^{\circ}C$			4.0		

TIMING CHARACTERISTICS

 $(V_{DD} = +2.7 \text{V to } +6 \text{V}, V_{PP} = +40 \text{V to } (V_{NN} + 200 \text{V}), V_{NN} = -40 \text{V to } -160 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25 ^{\circ}\text{C}$.) (Note 2)

PARAMETER	SYMBOL	CON	MIN	TYP	MAX	UNITS		
ANALOG SWITCH								
Turn-On Time	ton	$V_{NO_{-}} = V_{PP} - 10V, F$ to -160V	$R_L = 10k\Omega$, $V_{NN} = -40V$			5	μs	
Turn-Off Time	toff	$V_{NO} = V_{PP} - 10V, F$ to -160V	$R_L = 10k\Omega$, $V_{NN} = -40V$			5	μs	
Output Switching Frequency	fsw	Duty cycle = 50%				50	kHz	
Maximum V _{COM} _, V _{NO} _ Slew Rate	dV/dt	(Note 4)		20			V/ns	
LOGIC TIMING (Figure 1)	•							
OLV For some some	.		$V_{DD} = +5V \pm 10\%$			20	NAL I-	
CLK Frequency	fCLK	Daisy chaining	$V_{DD} = +3V \pm 10\%$			10	MHz	
DIN to CLK Setup Time	tno	$V_{DD} = +5V \pm 10\%$			10	no		
DIN to CER Setup Time	tDS	$V_{DD} = +3V \pm 10\%$				16	ns	
DIN to CLK Hold Time	tou	$V_{DD} = +5V \pm 10\%$		3			no	
DIN to CEN Hold Time	tDH	$V_{DD} = +3V \pm 10\%$		3			ns	
CLK to LE Setup Time	too	$V_{DD} = +5V \pm 10\%$		36			ns	
CER to EE Setup Time	tcs	$V_{DD} = +3V \pm 10\%$		65			115	
LE Low Pulse Width	t	$V_{DD} = +5V \pm 10\%$		14			ns	
LE LOW Fulse Width	t₩L	$V_{DD} = +3V \pm 10\%$		22			115	
CLD High Bules Width	turo	$V_{DD} = +5V \pm 10\%$		20			no	
CLR High Pulse Width twc VDD		$V_{DD} = +3V \pm 10\%$		40			ns	
CLK Rise and Fall Times (Note 4)	t _R , t _F	$V_{DD} = +5V \pm 10\%$			50	no		
OLIVINSE AND FAIR TIMES (NOTE 4)	ч , ч -	$V_{DD} = +3V \pm 10\%$			50	ns		
CLK to DOUT Delay	tno	$V_{DD} = +5V \pm 10\%, C$	6		42	ns		
OLIVIO DOOT Delay	tDO	$V_{DD} = +3V \pm 10\%, C$	12		80	115		

Note 2: Specifications at 0°C are guaranteed by correlation and design.

Note 3: The analog-signal input V_{COM} and V_{NO} must satisfy $V_{NN} \le (V_{COM}, V_{NO}) \le V_{PP}$, or remain unconnected during power-up and power-down.

Note 4: Guaranteed by design and characterization; not production tested.

Typical Operating Characteristics

 $(V_{DD} = +5V, V_{PP} = +100V, V_{NN} = -100V, T_A = +25$ °C, unless otherwise noted.)

0.30

0.25

0.20

+80/

-140 -120 +100/

-100


V_{PP}/V_{NN} SUPPLY VOLTAGE (V)

+120/

-80

+140/ +160/

-60 -40



1.0

0.5

0

V_{DD} SUPPLY VOLTAGE (V)

Pin/Bump Descriptions

	PIN/BUMP							
MAX4800A LQFP	MAX4800A CSBGA	MAX4800A PLCC	NAME	FUNCTION				
1	E4	26	COM5	Analog Switch 5—Common Terminal				
2, 4, 6, 7, 9, 11, 13, 15, 17, 19, 21, 23, 26, 27, 30, 31, 32, 38, 40, 42, 44, 46, 48	D6	9, 11, 15	N.C.	No Connection. Not connected internally.				
3	E1	27	COM4	Analog Switch 4—Common Terminal				
5	E3	28	NO4	Analog Switch 4—Normally Open Terminal				
8	D1	1	COM3	Analog Switch 3—Common Terminal				
10	D3	2	NO3	Analog Switch 3—Normally Open Terminal				
12	D4	3	COM2	Analog Switch 2—Common Terminal				
14	C3	4	NO2	Analog Switch 2—Normally Open Terminal				
16	C4	5	COM1	Analog Switch 1—Common Terminal				
18	A4	6	NO1	Analog Switch 1—Normally Open Terminal				
20	C5	7	COM0	Analog Switch 0—Common Terminal				
22	D5	8	NO0	Analog Switch 0—Normally Open Terminal				
24	C6	10	Vpp	Positive High-Voltage Supply. Bypass V _{PP} to GND with a 0.1µF or greater ceramic capacitor.				
25	C7	12	V _{NN}	Negative High-Voltage Supply. Bypass V _{NN} to GND with a 0.1µF or greater ceramic capacitor.				
28	D7	13	GND	Ground				
29	D9	14	V _{DD}	Digital Supply Voltage. Bypass V _{DD} to GND with a 0.1µF or greater ceramic capacitor.				
33	E9	16	DIN	Serial-Data Input				
34	E7	17	CLK	Serial-Clock Input				
35	E6	18	ĪĒ	Latch-Enable Input, Active Low				
36	F7	19	CLR	Latch Clear Input				
37	F6	20	DOUT	Serial-Data Output				
39	E5	21	COM7	Analog Switch 7—Common Terminal				
41	F5	22	NO7	Analog Switch 7—Normally Open Terminal				
43	F4	23	COM6	Analog Switch 6—Common Terminal				
45	H4	24	NO6	Analog Switch 6—Normally Open Terminal				
47	F3	25	NO5	Analog Switch 5—Normally Open Terminal				

Pin/Bump Descriptions (continued)

	PIN/BUMP						
MAX4802A LQFP	MAX4802A CSBGA	MAX4802A PLCC	NAME	FUNCTION			
1	E4	26	COM5	Analog Switch 5—Common Terminal			
2, 4, 6, 7, 9, 11,13, 15, 17, 19, 21, 23, 26, 30, 31, 32, 38, 40, 42, 44, 46, 48	_	9, 15	N.C.	No Connection. Not connected internally.			
3	E1	27	COM4	Analog Switch 4—Common Terminal			
5	E3	28	NO4	Analog Switch 4—Normally Open Terminal			
8	D1	1	СОМЗ	Analog Switch 3—Common Terminal			
10	D3	2	NO3	Analog Switch 3—Normally Open Terminal			
12	D4	3	COM2	Analog Switch 2—Common Terminal			
14	C3	4	NO2	Analog Switch 2—Normally Open Terminal			
16	C4	5	COM1	Analog Switch 1—Common Terminal			
18	A4	6	NO1	Analog Switch 1—Normally Open Terminal			
20	C5	7	COM0	Analog Switch 0—Common Terminal			
22	D5	8	NO0	Analog Switch 0—Normally Open Terminal			
24	C6	10	Vpp	Positive High-Voltage Supply. Bypass V _{PP} to GND with a 0.1µF or greater ceramic capacitor.			
25	C7	12	V _{NN}	Negative High-Voltage Supply. Bypass V _{NN} to GND with a 0.1µF or greater ceramic capacitor.			
27	D6	11	RGND	Bleed Resistor Ground			
28	D7	13	GND	Ground			
29	D9	14	V _{DD}	Digital Supply Voltage. Bypass V _{DD} to GND with a 0.1µF or greater ceramic capacitor.			
33	E9	16	DIN	Serial-Data Input			
34	E7	17	CLK	Serial-Clock Input			
35	E6	18	ĪĒ	Latch-Enable Input, Active Low			
36	F7	19	CLR	Latch Clear Input			
37	F6	20	DOUT	Serial-Data Output			
39	E5	21	COM7	Analog Switch 7—Common Terminal			
41	F5	22	NO7	Analog Switch 7—Normally Open Terminal			
43	F4	23	COM6	Analog Switch 6—Common Terminal			
45	H4	24	NO6	Analog Switch 6—Normally Open Terminal			
47	F3	25	NO5	Analog Switch 5—Normally Open Terminal			




Figure 1. Serial Interface Timing*

Detailed Description

The MAX4800A/MAX4802A provide high-voltage switching on eight channels for ultrasound imaging and printer applications. The devices utilize BCDMOS process technology to provide eight high-voltage low-charge-injection SPST switches, controlled by a 20MHz serial interface. Data is clocked into an internal 8-bit shift register and retained by a programmable latch with enable and clear inputs. A power-on reset function ensures that all switches are open on power-up.

The devices operate with a wide range of high-voltage supplies including: VPP/VNN = +100V/-100V, +185V/-15V, or +40V/-160V. The digital interface operates from a separate V_{DD} supply from +2.7V to +6V. Digital inputs DIN, CLK, \overline{LE} , and CLR are +6V tolerant, independent of the V_{DD} supply voltage. The MAX4802A

provides integrated $35k\Omega$ bleed resistors on each switch terminal to discharge capacitive loads.

The devices are drop-in replacements for the Supertex HV2203 and HV2303, respectively.

Analog Switch

The devices allow a peak-to-peak analog-signal range from V_{NN} + 10V to V_{PP} - 10V. Analog switch inputs must be unconnected, or satisfy $V_{NN} \leq (V_{COM}, V_{NO}) \leq V_{PP}$ during power-up and power-down.

High-Voltage Supplies

The devices allow a wide range of high-voltage supplies. The devices operate with V_{NN} from -160V to -15V and Vpp from +40V to (V_{NN} + 200V). When V_{NN} is connected to GND (single-supply applications), the devices operate with V_{PP} up to +200V.




Figure 2. Latch-Enable Interface Timing

The VPP and V_{NN} high-voltage supplies are not required to be symmetrical, but the voltage difference V_{PP} - V_{NN} must not exceed 200V.

Bleed Resistors (MAX4802A)

The MAX4802A features integrated $35k\Omega$ bleed resistors to discharge capacitive loads such as piezoelectric transducers. Each analog-switch terminal is connected to RGND with a bleed resistor.

Serial Interface

The devices are controlled by a serial interface with an 8-bit serial shift register and transparent latch. Each of the eight data bits controls a single analog switch (see Table 1). Data on DIN is clocked with the most significant bit (MSB) first into the shift register on the rising edge of CLK. Data is clocked out of the shift register onto DOUT on the rising edge of CLK. DOUT reflects the status of DIN, delayed by eight clock cycles (see Figures 1 and 2).

Latch Enable (LE)

Drive $\overline{\text{LE}}$ logic-low to change the contents of the latch and update the state of the high-voltage switches (Figure 2). Drive $\overline{\text{LE}}$ logic-high to freeze the contents of the latch and prevent changes to the switch states. To reduce noise due to clock feedthrough, drive $\overline{\text{LE}}$ logic-high while data is clocked into the shift register. After the data shift register is loaded with valid data, pulse $\overline{\text{LE}}$ logic-low to load the contents of the shift register into the latch.

Latch Clear (CLR)

The devices feature a latch clear input. Drive CLR logic-high to reset the contents of the latch to zero and open all switches. CLR does not affect the contents of the data shift register. Pulse $\overline{\text{LE}}$ logic-low to reload the contents of the shift register into the latch.

Power-On Reset

The devices feature a power-on reset circuit to ensure all switches are open at power-on. The internal 8-bit serial shift register and latch are set to zero on power-up.

10 /U/XI/M

MAX4800A/MAX4802A

Low-Charge-Injection, 8-Channel, High-Voltage Analog Switches with 20MHz Serial Interface

Table 1. Serial Interface Programming

			DATA	BITS				CONT	ROL BITS				FUNC	TION			
D0 (LSB)	D1	D2	D3	D4	D5	D6	D7 (MSB)	ĪĒ	CLR	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	Off							
Н								L	L	On							
	L							L	Ш		Off						
	Н							L	L		On						
		L						L	L			Off					
		Н						L	L			On					
			L					L	L				Off				
			Н					L	L				On				
				L				L	L					Off			
				Н				L	L					On			
					L			L	L						Off		
					Н			L	L						On		
						L		L	L							Off	
						Н		L	L							On	
							L	L	L								Off
							Н	Ĺ	Ĺ								On
Х	Х	Χ	Χ	Х	Χ	Х	Χ	Н	L	Hold Previous State							
Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	Off	Off	Off	Off	Off	Off	Off	Off

X = Don't care.

Applications Information

Logic Levels

The devices' digital interface inputs CLK, DIN, $\overline{\text{LE}}$, and CLR are tolerant of up to +6V, independent of the V_{DD} supply voltage, allowing compatibility with higher voltage controllers.

Daisy Chaining Multiple Devices

Digital output DOUT is provided to allow the connection of multiple devices by daisy-chaining (Figure 3). Connect each DOUT to the DIN of the subsequent device in the chain. Connect CLK, LE, and CLR inputs of all devices, and drive LE logic-low to update all devices simultaneously. Drive CLR high to open all the switches simultaneously. Additional shift registers may be included anywhere in series with the MAX4800A/MAX4802A data chain.

Supply Sequencing and Bypassing

The devices do not require special sequencing of the V_{DD}, V_{PP}, and V_{NN} supply voltages; however, analog switch inputs must be unconnected, or satisfy V_{NN} \leq (V_{COM}, V_{NO}) \leq V_{PP} during power-up and power-down. Bypass V_{DD}, V_{NN}, and V_{PP} to GND with a 0.1µF ceramic capacitor as close to the device as possible.

_____Chip Information

PROCESS: BCDMOS






Figure 3. Interfacing Multiple Devices by Daisy-Chaining


Functional Diagrams




Functional Diagrams (continued)



Pin/Bump Configurations (continued)



Pin/Bump Configurations (continued)



Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/package. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
26 CSBGA	X07265+1	<u>21-0158</u>	<u>90-0184</u>
28 PLCC	Q28+13	<u>21-0049</u>	<u>90-0235</u>
48 LQFP	C48+6	<u>21-0054</u>	90-0093

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/08	Initial release	_
1	2/11	Changed the DC analog-signal frequency range to 50MHz in the Features section; changed the TQFP package to LQFP in the General Description, Ordering Information, Features, Pin/Bump Configurations, Pin/Bump Descriptions, and Package Information	1, 8, 14

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.