## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China


#### Abstract

General Description The MAX4950 PCI Express (PCle ${ }^{\circledR}$ ) quad equalizer/ redriver operates from a single +3.3 V supply. This device improves signal integrity at the receiver through programmable input equalization and programmable redrive circuitry. The output circuitry reestablishes deemphasis lost on the board, compensating for circuit board loss. This device permits optimal placement of key PCle components and longer runs of stripline, microstrip, or cable. The MAX4950 contains four identical buffers capable of equalizing differential signals at data rates up to 5GT/s, and features electrical idle and receiver detection on each channel. The MAX4950 is ideal for use with PCle Gen I (2.5GT/s) and Gen II (5.0GT/s) data rates and features a power-saving mode. The MAX4950 is available in a small, lead-free, 42-pin ( $3.5 \mathrm{~mm} \times 9.0 \mathrm{~mm}$ ) TQFN package for optimal layout and minimal space requirements. The board traces are flowthrough for ease of layout. The MAX4950 is specified over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ operating temperature range.


## Applications

Servers
Industrial PCs
Test Equipment
Desktop Computers
Laptop Computers (for External Video Cards)
Communications Switchers
Storage Area Networks

- Single +3.3V Supply Operation
- Generation I (2.5GT/s) and Generation II (5.0GT/s) Capable
- Return Loss:
$\geq 10 \mathrm{~dB}$ ( $\mathrm{f} \leq 1.25 \mathrm{GHz}$ )
$\geq 8 \mathrm{~dB}$ ( $\mathrm{f} \leq 2.5 \mathrm{GHz}$ )
- Very Low Latency 280ps Propagation Delay
- Individual Lane Detection

Low Lane-to-Lane Skew: $\pm 50 \mathrm{ps}$

- Total Jitter $\leq 35$ psp-p at BER $=10^{-12}$
- Three-Level-Programmable Input Equalization
- Three-Level-Programmable Output Deemphasis
- On-Chip $50 \Omega$ Input/Output Terminations
- $\pm 2 k V$ Human Body Model (HBM) Protection on All Pins
- Space-Saving, $3.5 \mathrm{~mm} \times 9.0 \mathrm{~mm}$, TQFN Packaging

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX4950CTO + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 42 TQFN-EP ${ }^{*}$ |

+Denotes a lead(Pb)-free/RoHS-compliant package.
${ }^{*} E P=$ Exposed pad.

PCle is a registered trademark of PCI-SIG Corp.
Pin Configuration


## Quad PCI Express Equalizer/Redriver

## ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND.)


| Junction-to-Case Thermal Resistance (0Jc) (Note 2) |  |
| :---: | :---: |
| Junction-to-Ambient Thermal Resistance ( $\mathrm{JJA}^{\text {) (Note 2) }}$ |  |
| 42-Pin TQFN | $29.0^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Tempe | C to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range ..........................-65 ${ }^{\circ} \mathrm{C}$ | ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Tenp | +150 |
|  | 300 |

Note 1: All I/O pins are clamped by internal diodes.
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, C_{C L}=75 \mathrm{nF}$ coupling capacitor on each output, $R_{L}=50 \Omega$ resistor on each output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC PERFORMANCE |  |  |  |  |  |  |  |
| Power-Supply Range | VCC |  |  | 3.0 |  | 3.6 | V |
| Supply Current | IcC | $\begin{aligned} & \hline \text { O_AMP = GND, } \\ & \text { P_SAV = GND (Note 4) } \end{aligned}$ | $\mathrm{EN}=\mathrm{V}_{\mathrm{CC}}$ |  | 262 | 328 | mA |
|  |  |  | $\mathrm{EN}=\mathrm{GND}$ |  | 100 | 125 |  |
| Differential Input Impedance | ZRX-DIFF-DC | DC |  | 80 | 100 | 120 | $\Omega$ |
| Differential Output Impedance | $Z_{\text {TX-DIFF-DC }}$ | DC |  | 80 | 100 | 120 | $\Omega$ |
| Common-Mode Resistance to GND | $\begin{gathered} \text { ZRX-HIGH-IMP- } \\ \text { DC-POS } \end{gathered}$ | VIN_P $=$ VIN_N $=0$ to +200 mV , input terminations not powered |  | 50 |  |  | k $\Omega$ |
| Common-Mode Resistance to GND | ZRX-HIGH-IMP-DC-NEG | VIN_P $=$ VIN_N $=-150 \mathrm{mV}$ to 0 , input terminations not powered |  | 1 |  |  | k $\Omega$ |
| Common-Mode Resistance to GND, Input Terminations Powered | ZRX-DC | DC |  | 40 | 50 | 60 | $\Omega$ |
| Output Short-Circuit Current | ITX-SHORT | Single-ended |  |  |  | 90 | mA |
| Common-Mode Delta Between Active and Idle States | VTX-CM-DC-ACTIVE-IDLEDELTA | O_AMP = GND |  |  |  | 100 | mV |
| DC Output Offset During Active State | VTX-CM-DC-LINE-DELTA | I(VOUT_P + Vout_N) ${ }^{\text {l }}$ |  |  |  | 25 | mV |
| DC Output Offset During Electrical Idle | VTX-IDLE-DIFF- <br> DC | I(VOUT_P + Vout_N) ${ }^{\text {l }}$ |  |  |  | 10 | mV |
| AC PERFORMANCE (Note 5) |  |  |  |  |  |  |  |
| Differential Input Return Loss | RLRX-DIFF | $\mathrm{f}=0.05 \mathrm{GHz}$ to 1.25 GHz |  | 10 |  |  | dB |
|  |  | $\mathrm{f}=1.25 \mathrm{GHz}$ to 2.5 GHz |  | 8 |  |  |  |
| Common-Mode Input Return Loss | RLRX-CM | $\mathrm{f}=0.05 \mathrm{GHz}$ to 2.5 GHz |  | 6 |  |  | dB |

## Quad PCI Express Equalizer/Redriver

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, C C L=75 n F$ coupling capacitor on each output, $R_{L}=50 \Omega$ resistor on each output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Output Return Loss | RLTX-DIFF | $\mathrm{f}=0.05 \mathrm{GHz}$ to 1.25 GHz | 10 |  |  | dB |
|  |  | $\mathrm{f}=1.25 \mathrm{GHz}$ to 2.5 GHz | 8 |  |  |  |
| Common-Mode Output Return Loss | RLTX-CM | $\mathrm{f}=0.05 \mathrm{GHz}$ to 2.5 GHz | 6 |  |  | dB |
| Redriver Operation Differential Input Signal Range | VRX-DIFF-PP | $f=0.05 \mathrm{GHz}$ to 2.5 GHz | 120 |  | 1200 | mVP-P |
| Full-Swing Differential Output Voltage (No Deemphasis) | VTX-DIFF-PP | $\begin{aligned} & 2 \times 1(\text { Vout_P + Vout_N)I, O_AMP = GND; } \\ & \mathrm{f}=500 \mathrm{MHz} \end{aligned}$ | 800 | 1000 | 1200 | mVP-P |
| Differential Output Voltage (Low Swing, No Deemphasis) | VTX-DIFF-PP- <br> LOW | $\begin{aligned} & 2 \times I(\text { VOUT_P }+ \text { VOUT_N }) \text { I, O_AMP }=\text { VCC; } \\ & f=500 \mathrm{MHz} \end{aligned}$ | 600 | 750 | 900 | mVP-P |
| Output Deemphasis Ratio, OdB | VTX-DE-RATIO- <br> OdB | $\mathrm{f}=2.5 \mathrm{GHz}, \mathrm{OEQ} 1=\mathrm{GND}, \mathrm{OEQ0}=\mathrm{GND} ;$ <br> see Table 3 |  | 0 |  | dB |
| Output Deemphasis Ratio, 3.5 dB | VTX-DE-RATIO- <br> 3.5 dB | $\begin{aligned} & \mathrm{f}=2.5 \mathrm{GHz}, \mathrm{OEQ1}=\mathrm{GND}, \mathrm{OEQ0}=\mathrm{VCC} ; \\ & \text { see Table } 3 \end{aligned}$ |  | 3.5 |  | dB |
| Output Deemphasis Ratio, 6dB | VTX-DE-RATIO6dB | $\begin{aligned} & \mathrm{f}=2.5 \mathrm{GHz}, \mathrm{OEQ} 1=\mathrm{V}_{\mathrm{CC}}, \mathrm{OEQ0}=\mathrm{V}_{\mathrm{Cc}} \text { or } \mathrm{GND} \text {; } \\ & \text { see Table } 3 \end{aligned}$ |  | 6 |  | dB |
| Input Equalization, OdB | VRX-EQ-OdB | $\begin{aligned} & \mathrm{f}=2.5 \mathrm{GHz}, \text { INEQ1 }=\text { GND, INEQ0 }=\text { GND; } \\ & \text { see Table } 2 \text { (Note 6) } \end{aligned}$ |  | 0 |  | dB |
| Input Equalization, 3.5dB | $V_{R X-E Q}$-3.5dB | $\begin{aligned} & \mathrm{f}=2.5 \mathrm{GHz}, \mathrm{INEQ} 1=\mathrm{GND}, \mathrm{INEQO}=\mathrm{V}_{\mathrm{CC}} ; \\ & \text { see Table } 2(\text { Note 6) } \end{aligned}$ |  | 3.5 |  | dB |
| Input Equalization, 6dB | $V_{\text {RX-EQ-6dB }}$ | $\begin{aligned} & f=2.5 \mathrm{GHz} \text {, INEQ1 = VCC, INEQ0 = VCC or GND; } \\ & \text { see Table } 2 \text { (Note 6) } \end{aligned}$ |  | 6 |  | dB |
| Output Common-Mode Voltage Swing Peak-to-Peak | VTX-CM-AC-PP | ```Max(VOUT_P + VOUT_N)/2 - Min(VOUT_P + VOUT_N)/2``` |  |  | 100 | mVP-P |
| Propagation Delay | TPD | $\mathrm{f}=2.5 \mathrm{GHz}$, K28.7 pattern | 160 | 280 | 400 | ps |
| Rise/Fall Time | TTX-RISE-FALL | (Note 7) | 30 |  |  | ps |
| Rise/Fall Time Mismatch | TTX-RFMISMATCH | (Note 7) |  |  | 20 | ps |
| Output Skew Same Pair | TSK | $\mathrm{f}=2.5 \mathrm{GHz}$ |  | 10 | 15 | ps |
| Output Skew Lane to Lane | TSKL | $\mathrm{f}=2.5 \mathrm{GHz}$ | -50 |  | 50 | ps |
| Deterministic Jitter | TTX-DJ-DD | K28.5 pattern, $5.0 \mathrm{GT} / \mathrm{s}, \mathrm{AC}$-coupled, $\mathrm{RL}=50 \Omega$, effects of deemphasis deembedded |  |  | 15 | PSP-P |
| Random Jitter | TTX-RJ-DD | K 28.7 pattern, $\mathrm{f}>1.5 \mathrm{MHz}, \mathrm{BER}=10^{-12}$ |  |  | 1.4 | PSRMS |
| Electrical Idle Entry Delay | TTX-IDLE-SET-TO-IDLE | From input to output |  | 15 |  | ns |
| Electrical Idle Exit Delay | TTX-IDLE-TO-DIFF-DATA | From input to output |  | 8 |  | ns |

## Quad PCI Express Equalizer/Redriver

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{C}_{C L}=75 \mathrm{nF}$ coupling capacitor on each output, $\mathrm{R}_{\mathrm{L}}=50 \Omega$ resistor on each output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Electrical Idle Detect Threshold | VTX-IDLE- <br> THRESH | Squarewave input at 500 MHz | 65 | 85 | 120 | mVP-P |
| Output Voltage During Electrical Idle (AC) | VTX-IDLE-DIFF-AC-P | I(Vout_P - Vout_n) I , f = 2.5GHz |  |  | 20 | mVP-P |
| Receiver Detect Pulse Amplitude | $\mathrm{V}_{T X-R C V} \text { - }$ <br> DETECT | Voltage change in positive direction |  |  | 600 | mV |
| Receiver Detect Pulse Width |  |  |  | 100 |  | ns |
| Receiver Detect Retry Period |  |  |  | 200 |  | ns |
| CONTROL LOGIC (INEQ1, INEQ0, OEQ1, OEQ0, EN, RX_DET, O_AMP, P_SAV) |  |  |  |  |  |  |
| Input Logic-Level Low | VIL |  |  |  | 0.6 | V |
| Input Logic-Level High | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.4 |  |  | V |
| Input Logic Hysteresis | $\mathrm{V}_{\text {HYST }}$ |  |  | 130 |  | mV |
| Input Leakage Current | IIN | VCONTROL_LOGIC $=+0.5 \mathrm{~V}$ or +1.5 V | -50 |  | +50 | $\mu \mathrm{A}$ |
| ESD PROTECTION |  |  |  |  |  |  |
| All Pins |  | Human Body Model (HBM) |  | $\pm 2$ |  | kV |

Note 3: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$. Specifications for all temperature limits are guaranteed by design.
Note 4: Currents are applicable for both PCIe Generation I and Generation II speeds. Power-saving mode (P_SAV), where electrical idle and receiver detection are only performed on channel 0 and reduced output swing (O_AMP) reduces this current. Table 5 summarizes the predicted power consumption.
Note 5: Guaranteed by design, unless otherwise noted.
Note 6: Equivalent to same amount of deemphasis driving the input.
Note 7: Rise and fall times are measured using 20\% and 80\% levels.

Timing Diagram

$D E(d B)=20\left[\log \left(\frac{V_{H I G H \_P-P}}{V_{\text {LOW_P-P }}}\right)\right]$

Figure 1. Illustration of Output Deemphasis

## Quad PCI Express Equalizer/Redriver

## Typical Operating Characteristics

( $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. All eye diagrams measured using K28.5 pattern.)


INEQO = 1, INEQ1 = 0, $0 \_$AMP $=0, V_{I N}=500 \mathrm{mV}$ P-P, $\operatorname{INEQO}=0$, INEQ1 $=1,0 \_A M P=0, V_{I N}=500 \mathrm{mV}$ P-P, INEQO $=0$, INEQ1 $=1,0 \_A M P=0, V_{I N}=500 \mathrm{mV}$ P-P, WITH 6in. STRIPLINE OEQO = OEQ1 = 0

-150 ps -100 ps -50 ps 0 ps 50 ps 100ps 150ps

WITH 19in. STRIPLINE OEQO = OEQ1 = 0

$-150 p s-100$ ps -50 ps $0 p s \quad 50$ ps 100ps 150ps

WITH 19IN. STRIPLINE OEQO = OEQ1 = 0


## Quad PCI Express Equalizer/Redriver

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}\right.$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. All eye diagrams measured using K28.5 pattern.)

INEQO = INEQ1 = 0, O_AMP =1, VIN = 200mVP-P, $0 E Q 0=1,0 E Q 1=0$, OUTPUT AFTER 6IN. STRIPLINE

$-150 p s-100 p s-50 p s$ Ops 50ps 100ps 150ps

INEQO $=$ INEQ1 $=0,0 \_$AMP $=0, V_{I N}=200 \mathrm{mV}$ P-P, OEQO = 0, OEQ1 = 1, OUTPUT AFTER 19IN. STRIPLINE

-150ps-100ps -50ps Ops 50ps 100ps 150ps

INEQO $=$ INEQ1 $=0,0 \_A M P=0, V_{I N}=200 \mathrm{mV}$ P-P, OEQO = 0, OEQ1 = O, OUTPUT AFTER 19IN. STRIPLINE

Pin Description

| PIN | NAME | $\quad$ FUNCTION |
| :---: | :---: | :--- |
| $1,9,17,22$, <br> 30,38 | VCC | Power-Supply Input. Bypass VCC to GND with $1 \mu$ F and .01 $\mu$ F capacitors in parallel as close to the <br> device as possible. |
| $2,5,8,10,13$, <br> $16,23,26,29$, <br> $31,34,37$ | GND | Ground |
| 3 | INOP | Noninverting Input 0 |
| 4 | INON | Inverting Input 0 |
| 6 | IN1P | Noninverting Input 1 |
| 7 | IN1N | Inverting Input 1 |
| 11 | IN2P | Noninverting Input 2 |
| 12 | IN2N | Inverting Input 2 |
| 14 | IN3P | Noninverting Input 3 |
| 15 | IN3N | Inverting Input 3 |
| 18 | INEQ1 | Input Equalization Control MSB. INEQ1 is internally pulled down by 60k $\Omega$ (typ) resistor. See Table 2. |
| 19 | INEQ0 | Input Equalization Control LSB. INEQ0 is internally pulled down by 60k $\Omega$ (typ) resistor. See Table 2. |
| 20 | OEQ1 | Output Deemphasis Control MSB. OEQ1 is internally pulled down by 60k (typ) resistor. See Table 3. |
| 21 | OEQ0 | Output Deemphasis Control LSB. OEQ0 is internally pulled down by 60k $\Omega$ (typ) resistor. See Table 3. |
| 24 | OUT3N | Inverting Output 3 |
| 25 | OUT3P | Noninverting Output 3 |
| 27 | OUT2N | Inverting Output 2 |
| 28 | OUT2P | Noninverting Output 2 |

## Quad PCI Express Equalizer/Redriver

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 32 | OUT1N | Inverting Output 1 |
| 33 | OUT1P | Noninverting Output 1 |
| 35 | OUTON | Inverting Output 0 |
| 36 | OUTOP | Noninverting Output 0 |
| 39 | EN | Enable Input. Drive EN low for standby mode. Drive EN high for normal mode. EN is internally <br> pulled down by 60k $\Omega$ (typ) resistor. |
| 40 | RX_DET | Receiver Detection Control Bit. Drive RX_DET high to initiate receiver detection. Drive RX_DET low <br> for normal mode. RX_DET is internally pulled down by 60k $\Omega$ (typ) resistor. |
| 41 | O_AMP | Output Redrive Selection Input. O_AMP is internally pulled down by 60k $\Omega$ (typ) resistor. |
| 42 | P_SAV | Power-Save Mode Input. P_SAV is internally pulled down by 60k $\Omega$ (typ) resistor. See Table 6. |
| - | EP | Exposed Pad. Internally connected to GND. Connect EP to a large ground plane to maximize <br> thermal performance. EP is not intended as an electrical connection point. |

Functional Diagram


# Quad PCI Express Equalizer/Redriver 

## Detailed Description

The MAX4950 quad equalizer/redriver is designed to support both Gen I ( $2.5 \mathrm{GT} / \mathrm{s}$ ) and Gen II (5.0GT/s) PCle data rates. The device contains four identical drivers with idle/receive detect on each lane and equalization to compensate for circuit-board loss. Signal integrity at the receiver is improved by the use of programmable input equalization circuitry. The MAX4950 output features a redrive output swing selection input, O_AMP (Table 1), and programmable output deemphasis, permitting optimal placement of key PCle components and longer runs of stripline, microstrip, or cable.

Programmable Input Equalization
The MAX4950 features a programmable input equalizer capable of providing $0 \mathrm{~dB}, 3.5 \mathrm{~dB}$, or 6 dB of high-frequency boost by setting 2 control bits, INEQ1 and INEQ0 (see Table 2).

## Programmable Output Deemphasis

 The MAX4950 features programmable output deemphasis by setting two control bits, OEQ1 and OEQ0, for deemphasis ratios of $0 \mathrm{~dB}, 3.5 \mathrm{~dB}$, and 6 dB (see Table 3).Receiver Detection
The MAX4950 features receiver detection on each channel. Upon initial power-up, if EN is high, receiver detection initializes. Receiver detection can also be initiated on a rising edge of the RX_DET input when EN is high. During this time, the part remains in low-power standby mode and the outputs are disabled, despite the logichigh state of EN. Until a channel has detected a receiver, receiver detection repeats indefinitely on each channel. If a channel detects a receiver, the other channels are limited to three retries. Upon receiver detection, channel output and electrical idle detection are enabled.
Note: With a slowly rising power supply, it is recommended to toggle EN to avoid potential receiver detection timeout conditions.

## Electrical Idle Detection

 The MAX4950 features electrical idle detection to prevent unwanted noise from being redriven at the output. If the MAX4950 detects that the differential input has fallen below $\mathrm{V}_{\text {TX-IDLE-THRESH, }}$, the MAX4950 squelches the output. For differential input signals that are above VTX-IDLE-THRESH, the MAX4950 turns on the output and redrives the signal. There is little variation in output common-mode voltage between electrical idle and redrive modes.Power-Saving Features
The MAX4950 features a power-save mode to reduce quiescent supply current. In power-save mode, electri-

Table 1. Output Redrive Swing

| O_AMP | DIFFERENTIAL OUTPUT VOLTAGE (mVP-P) |
| :---: | :---: |
| 0 | 1000 (typ) |
| 1 | $750(\mathrm{typ})$ |

Table 2. Input Equalization

| INEQ1 | INEQ0 | INPUT EQUALIZATION (dB) |
| :---: | :---: | :---: |
| 0 | 0 | 0 at $5.0 \mathrm{GT} / \mathrm{s}$ |
| 0 | 1 | 3.5 (typ) at $5.0 \mathrm{GT} / \mathrm{s}$ |
| 1 | $x$ | 6 (typ) at $5.0 \mathrm{GT} / \mathrm{s}$ |

$x=$ Don't Care.
Table 3. Output Deemphasis

| OEQ1 | OEQ0 | OUTPUT DEEMPHASIS RATIO (dB) |
| :---: | :---: | :---: |
| 0 | 0 | 0 at $5.0 \mathrm{GT} / \mathrm{s}$ |
| 0 | 1 | 3.5 (typ) at $5.0 \mathrm{GT} / \mathrm{s}$ |
| 1 | $X$ | 6 (typ) at $5.0 \mathrm{GT} / \mathrm{s}$ |

$X=$ Don't Care.

## Table 4. Receiver Detection Input Function

| RX_DET | EN | DESCRIPTION |
| :---: | :---: | :---: |
| X | 0 | Receiver Detection Inactive |
| 0 | 1 | Receiver Detection Inactive |
| Rising <br> Edge | 1 | Initiate Receiver Detection |
| 1 | 1 | Following a Rising Edge, Indefinite <br> Retry Until Receiver Detected |

$X=$ Don't Care.
cal idle and receiver detection circuitry for channels 1 , 2 , and 3 are turned off, and all channel operation is slaved to channel 0 . This feature is useful for reducing power consumption in applications where all channels operate simultaneously. During normal operation, all channels have independent electrical idle and receiver detection. Drive P_SAV high to activate power-save mode; drive P_SAV low for normal operation. To further reduce power consumption, the MAX4950 features a standby input (EN) when the device is not needed. To place the device in standby mode, drive EN low. To enable the device, drive EN high. Table 5 shows typical power consumption differences between normal mode, power-save mode, and standby mode with different output redrive strengths.

## Quad PCI Express Equalizer/Redriver

Table 5. Power-Save Mode Quiescent Power Dissipation

| EN | P_SAV | O_AMP | QUIESCENT POWER <br> SUPPLY CURRENT <br> (typ) (mA) | QUIESCENT POWER <br> SUPPLY CURRENT <br> $(\mathbf{m a x})(\mathbf{m A )}$ | QUIESCENT POWER <br> DISSIPATION <br> $(\mathbf{3 . 3 V}$, typ) (mW) | QUIESCENT POWER <br> DISSIPATION <br> $(\mathbf{3 . 6 V}, \mathbf{m a x})(\mathbf{m W})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 100 | 125 | 330 | 450 |
| 0 | 0 | 1 | 80 | 100 | 264 | 360 |
| 0 | 1 | 0 | 100 | 125 | 330 | 450 |
| 0 | 1 | 1 | 80 | 100 | 264 | 360 |
| 1 | 0 | 0 | 262 | 328 | 865 | 1181 |
| 1 | 0 | 1 | 242 | 303 | 799 | 1091 |
| 1 | 1 | 0 | 214 | 268 | 706 | 965 |
| 1 | 1 | 1 | 194 | 243 | 640 | 875 |

## Applications Information

Figure 2 shows a typical application with two MAX4950s, both residing on the main board, with input and output equalization set individually for optimal performance. The receive equalizer is set to receive a degraded signal coming from a remote board through two sets of connectors, and a midplane stripline transmission. The output of the Rx section has little or no output equalization. The Tx section takes a high-quality signal, and provides boost to the output (deemphasis).

## Layout

Circuit-board layout and design can significantly affect the performance of the MAX4950. Use good high-frequency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on data signals. Power-supply decoupling should also be placed as close to VCC as possible. Always connect $\mathrm{V}_{\mathrm{CC}}$ to a power plane. It is recommended to run receive and transmit on different layers to minimize crosstalk.

## Exposed-Pad Package

The exposed-pad, 42-pin TQFN package incorporates features that provide a very low thermal-resistance path for heat removal from the IC. The exposed pad on the MAX4950 must be soldered to the circuit-board ground plane for proper thermal performance. For more information on exposed-pad packages, refer to Maxim Application Note HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages.

Power-Supply Sequencing Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.
Proper power-supply sequencing is recommended for all devices. Always apply GND then Vcc before applying signals, especially if the signal is not current limited.

Chip Information
PROCESS: BiCMOS


Figure 2. Typical Application Diagram

## Quad PCI Express Equalizer/Redriver

## For the latest package outline information and land patterns, go to www.maxim-ic.com/packages

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 42 TQFN-EP | T423590+1 | $\underline{\mathbf{2 1 - 0 1 8 1}}$ |

