## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China


#### Abstract

General Description The MAX4983E/MAX4984E are high ESD-protected analog switches that combine the low on-capacitance and low on-resistance necessary for high-performance switching applications. COM1 and COM2 are protected against $\pm 15 \mathrm{kV}$ ESD without latchup or damage. The devices are ideal for USB 2.0 Hi -Speed applications at 480 Mbps . The switches also handle all the requirements for USB low- and full-speed signaling. The MAX4983E/MAX4984E double-pole/double-throw (DPDT) switches are fully specified to operate from a single +2.8 V to +5.5 V power supply and are protected against $\mathrm{a}+5.5 \mathrm{~V}$ short to COM1 and COM2. This feature makes the MAX4983E/MAX4984E fully compliant with the USB 2.0 specification of VBUS fault protection. The devices feature low-threshold-voltage logic inputs, permitting them to be used with low I/O voltage systems. The MAX4983E features an active-low enable input $(\overline{\mathrm{EN}})$ that when driven high sets the device in shutdown mode. The MAX4984E features an active-high enable input (EN) that when driven low sets the device in shutdown mode. When the device is in shutdown mode, the quiescent supply current is reduced to $0.1 \mu \mathrm{~A}$. The MAX4983E/MAX4984E are available in a spacesaving, $10-\mathrm{pin}, 1.4 \mathrm{~mm} \times 1.8 \mathrm{~mm}$ UTQFN package, and operate over a $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.




| USB Hi-Speed Switching <br> - ESD Protection on COM $\pm 15 k V$ Human Body Model $\pm 15 k V$ IEC 61000-4-2 Air Gap $\pm 8 k V$ IEC 61000-4-2 Contact <br> - Power-Supply Range: +2.8V to +5.5V <br> - Low $5 \Omega$ (typ) On-Resistance (Ron) <br> - -3dB Bandwidth: 950MHz (typ) <br> - Compatible with Logic I/O Down to 1.4V <br> - COM Analog Inputs Fault Protected Against Shorts to +5.5 V <br> - Low Supply Current 0.6 A (typ) <br> - Enable Input: <br> Active-Low ( $\overline{E N}$ ) MAX4983E <br> Active-High (EN) MAX4984E |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Ordering Information

| PART | PIN-PACKAGE | TOP MARK |
| :--- | :--- | :---: |
| MAX4983EEVB + | 10 Ultra-Thin QFN | AAA |
| MAX4984EEVB + | 10 Ultra-Thin QFN | AAB |

Note: All devices operate over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.
+Denotes a lead-free package.

Pin Configuration

TOP VIEW

(EN) FOR MAX4984E ONLY.

## Hi-Speed USB 2.0 Switches with $\pm 15 k V$ ESD

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)
VCC, COM_, NO_, NC_, EN, EN, CB $\qquad$ -0.3 V to +6.0 V
Continuous Current into Any Terminal $\qquad$ $\pm 30 \mathrm{~mA}$ Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )

10-Pin UTQFN (derate $6.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )........ 559 mW Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{Jc}}$ ) (Note 1)

10-Pin UTQFN
. $20.1^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Ambient Thermal Resistance ( $\theta \mathrm{JA}$ ) (Note 1) 10-Pin UTQFN
$143.1^{\circ} \mathrm{C} / \mathrm{W}$
Operating Temperature Range .......................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature Range $+150^{\circ} \mathrm{C}$
Storage Temperature Range
$\qquad$
$65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering 10s) $\qquad$ $+300^{\circ} \mathrm{C}$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=+2.8 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Power-Supply Range | VCC |  |  | 2.8 |  | 5.5 | V |
| Supply Current | IcC | $\begin{aligned} & V_{C B}=O V \text { or } V_{C C}, \\ & V_{E N}=O V \text { or } V_{E N}=V_{C C} \end{aligned}$ | $V_{C C}=3.0 \mathrm{~V}$ |  | 0.6 | 1.5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 3 | 6.5 |  |
| Shutdown Supply Current | ISHDN | Switch disabled ( $\mathrm{V}_{\text {EN }}=\mathrm{V}_{C C}$ or $\left.\mathrm{V}_{\text {EN }}=0 \mathrm{~V}\right)$ |  |  | 0.1 |  | $\mu \mathrm{A}$ |
| Increase in Supply Current with $\mathrm{V}_{\mathrm{CB}}$, VEN Voltage |  | $\begin{aligned} & 0 \leq V_{C B} \leq V_{\text {IL }} \text { or } V_{\text {IH }} \leq V_{C B} \leq V_{C C} \text { or } 0 \leq V_{E N} \\ & \leq V_{\text {IL }} \text { or } V_{\text {IH }} \leq V_{E N} \leq V_{C C} \end{aligned}$ |  |  |  | 2 | $\mu \mathrm{A}$ |
| Analog Signal Range | $\mathrm{V}_{\mathrm{COM}}, \mathrm{V}_{\mathrm{NO}}$, $V_{N C}$ | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{C C}$ or $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}($ Note 3) |  | 0 |  | VCC | V |
| Fault-Protection Trip Threshold | $V_{\text {FP }}$ | COM_ only, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} V_{C C}+ \\ 0.6 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}+ \\ 0.8 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}+ \\ 1 \end{gathered}$ | V |
| On-Resistance | Ron | $\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ |  |  | 5 | 10 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {COM }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=3.0 \mathrm{~V}$ |  |  | 5.5 |  |  |
| On-Resistance Match Between Channels | $\triangle \mathrm{RON}$ | $\mathrm{V}_{\text {CC }}=3.0 \mathrm{~V}, \mathrm{~V}$ COM $=2 \mathrm{~V}$ ( Note 4) |  |  | 0.1 | 1 | $\Omega$ |
| On-Resistance Flatness | RFLAT | $\mathrm{V}_{C C}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ ( Note 5) |  |  | 0.1 |  | $\Omega$ |
| Off-Leakage Current | ICOM(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V} \text { or } 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}}=4.5 \mathrm{~V} \text { or } 0 \mathrm{~V} \end{aligned}$ |  | -250 |  | +250 | nA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}$ or 5.5 V , <br> $\mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}$ with $50 \mu \mathrm{~A}$ sink current to GND |  |  |  | 180 | $\mu \mathrm{A}$ |
| On-Leakage Current | ICOM(ON) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}$ or 5.5 V , <br> $\mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}=$ unconnected |  | -250 |  | +250 | nA |
| AC PERFORMANCE |  |  |  |  |  |  |  |
| On-Channel -3dB Bandwidth | BW | $R_{L}=R_{S}=50 \Omega$, signal $=0 \mathrm{dBm}$ |  |  | 950 |  | MHz |
| Off-Isolation | VISO | $\begin{aligned} & V_{N O}, V_{N C}=0 \mathrm{dBm}, \\ & R_{L}=R_{S}=50 \Omega \\ & \text { (Figure 1) } \end{aligned}$ | $\mathrm{f}=10 \mathrm{MHz}$ |  | -48 |  | dB |
|  |  |  | $\mathrm{f}=250 \mathrm{MHz}$ |  | -20 |  |  |
|  |  |  | $\mathrm{f}=500 \mathrm{MHz}$ |  | -17 |  |  |

## Hi-Speed USB 2.0 Switches with $\pm 15 k V$ ESD

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+2.8 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crosstalk (Note 6) | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}}=0 \mathrm{dBm}, \\ & \mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{S}}=50 \Omega, \\ & \text { Figure 1 } \end{aligned}$ | $\mathrm{f}=10 \mathrm{MHz}$ |  | -73 |  | dB |
|  |  |  | $f=250 \mathrm{MHz}$ |  | -54 |  |  |
|  |  |  | $f=500 \mathrm{MHz}$ |  | -33 |  |  |
| LOGIC INPUT |  |  |  |  |  |  |  |
| Input Logic-High | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 1.4 |  |  | V |
| Input Logic-Low | $\mathrm{V}_{\text {IL }}$ |  |  |  |  | 0.5 | V |
| Input Leakage Current | IIN |  |  | -250 |  | +250 | nA |
| DYNAMIC |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, C_{L}=35 \mathrm{pF}$, <br> $V_{E N}=V_{C C}$ to $0 V$ or $V_{E N}=0 V$ to $V_{C C}$ (Figure 2) |  |  | 20 | 100 | $\mu \mathrm{s}$ |
| Turn-Off Time | tofF | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$, <br> $V_{E N}=V_{C C}$ to $0 V$ or $V_{E N}=0 \mathrm{~V}$ to $\mathrm{V}_{C C}$ (Figure 2) |  |  | 1 | 5 | $\mu \mathrm{s}$ |
| Propagation Delay | tPLH, tPHL | $R_{L}=R_{S}=50 \Omega$, Figure 3 |  |  | 100 |  | ps |
| Fault Protection Response Time | tFP | $\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V}$ to 5 V step, $\mathrm{RL}=\mathrm{R}_{\mathrm{S}}=50 \Omega$, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ (Figure 4) |  | 0.5 |  | 5.0 | $\mu \mathrm{s}$ |
| Fault Protection Recovery Time | tFPR | $V_{C O M}=5 \mathrm{~V}$ to 0 V step, $\mathrm{R}_{\mathrm{L}}=\mathrm{Rs}_{\mathrm{S}}=50 \Omega$, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ (Figure 4) |  |  |  | 100 | $\mu \mathrm{s}$ |
| Output Skew Between Switches | tSK | Skew between switch 1 and $2, R_{L}=R S=50 \Omega$, <br> (Figure 3, Note 7) |  |  | 40 |  | ps |
| NO_ or NC_ Off-Capacitance | CNO(OFF) or CNC(OFF) | $f=1 \mathrm{MHz}$ (Figure 5, Note 7) |  |  | 2 |  | pF |
| COM Off-Capacitance (Figure 5, Note 7) | CCOM(OFF) | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 5.5 |  | pF |
|  |  | $\mathrm{f}=240 \mathrm{MHz}$ |  |  | 4.8 |  |  |
| COM On-Capacitance (Figure 5, Note 7) | CCOM(ON) | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 6.5 |  | pF |
|  |  | $f=240 \mathrm{MHz}$ |  |  | 5.5 |  |  |
| Total Harmonic Distortion Plus Noise | THD + N | $\begin{aligned} & V_{C O M}=1 V_{P-P}, V_{\text {BIAS }}=1 \mathrm{~V}, R_{L}=R_{S}=50 \Omega, \\ & f=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \end{aligned}$ |  |  | 0.03 |  | \% |
| ESD PROTECTION |  |  |  |  |  |  |  |
| COM1, COM2 |  | Human Body Model |  |  | $\pm 15$ |  | kV |
|  |  | IEC 61000-4-2 Air-Gap Discharge |  |  | $\pm 15$ |  |  |
|  |  | IEC 61000-4-2 Contact Discharge |  |  | $\pm 8$ |  |  |
| All Pins |  | Human Body Model |  |  | $\pm 2$ |  |  |

Note 2: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All temperature limits are guaranteed by design.
Note 3: The switch turns off for voltages above $V_{F P}$, protecting downstream circuits in case of a fault condition.
Note 4: $\Delta \operatorname{RON}(\mathrm{MAX})=\operatorname{ABS}(\mathrm{RON}(\mathrm{CH} 1)-\operatorname{RON(CH2)})$.
Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance, as measured over specified analog signal ranges.
Note 6: Between any two switches.
Note 7: Switch off-capacitance, switch on-capacitance, and output skew between switches are not production tested; guaranteed by design.

## Hi-Speed USB 2.0 Switches <br> with $\pm 15 k V$ ESD

$\qquad$ Test Circuits/Timing Diagrams


Figure 1. Off-Isolation and Crosstalk


Figure 2. Switching Time
$\qquad$

## Hi－Speed USB 2．0 Switches with $\pm 15 k V$ ESD

Test Circuits／Timing Diagrams（continued）


ヨカ86ゅXVW／ヨع86ゅXVW

Figure 3．Output Signal Skew，Rise／Fall Time，Propagation Delay

## Hi-Speed USB 2.0 Switches <br> with $\pm 15 k V$ ESD



Figure 4. Fault-Protection Response/Recovery Time


Figure 5. Channel Off-/On-Capacitance

## Hi-Speed USB 2.0 Switches

 with $\pm 15 k V$ ESDTypical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


MAX4983E/MAX4984E




LOGIC-INPUT THRESHOLD vs. SUPPLY VOLTAGE


TOTAL HARMONIC DISTORTION


PLUS NOISE vs. FREQUENCY


# Hi-Speed USB 2.0 Switches with $\pm 15 k V$ ESD 

Pin Description

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- |
| MAX4983E | MAX4984E |  |  |
| 1 | 1 | NC1 | Normally Closed Terminal for Switch 1 |
| 2 | 2 | NO1 | Normally Open Terminal for Switch 1 |
| 3 | 3 | COM1 | Common Terminal for Switch 1 |
| 4 | 4 | GND | Ground |
| 5 | 5 | COM2 | Common Terminal for Switch 2 |
| 6 | 6 | NO2 | Normally Open Terminal for Switch 2 |
| 7 | 7 | NC2 | Normally Closed Terminal for Switch 2 |
| 8 | - | $\overline{\text { EN }}$ | Active-Low Enable Input. Drive EN high to put switches in high impedance. Drive EN <br> low for normal operation. |
| - | 8 | EN | Active-High Enable Input. Drive EN low to put switches in high impedance. Drive EN <br> high for normal operation. |
| 9 | 9 | VCC | Positive Supply Voltage Input. Bypass VCc to GND with a 0.1 1 F ceramic capacitor as <br> close as possible to the device. |
| 10 | 10 | CB | Digital Control Input. Drive CB low to connect COM_ to NC_. Drive CB high to connect <br> COM_ to NO_. |

## Detailed Description

The MAX4983E/MAX4984E are $\pm 15 \mathrm{kV}$ ESD-protected DPDT analog switches. The devices are ideal for USB 2.0 Hi-Speed (480Mbps) switching applications and also meet USB low- and full-speed requirements.
The MAX4983E/MAX4984E are fully specified to operate from a single +2.8 V to +5.5 V supply. The low $\mathrm{VIH}^{\mathrm{V}}$ threshold of the devices permits them to be used with logic levels as low as 1.4 V . The MAX4983E/MAX4984E are based on a charge-pump-assisted n-channel architecture. The devices feature a shutdown mode to reduce the quiescent current to less than $0.1 \mu \mathrm{~A}$ (typ).

## Digital Control Input

The MAX4983E/MAX4984E provide a single-bit control logic input, CB. CB controls the position of the switches as shown in the Functional Diagram/Truth Table. Driving CB rail-to-rail minimizes power consumption. With a +2.8 V to +5.5 V supply voltage range, the device is +1.4 V logic compatible.

## Analog Signal Levels

The on-resistance of the MAX4983E/MAX4984E is very low and stable as the analog input signals are swept from ground to $\mathrm{V}_{\mathrm{CC}}$ (see the Typical Operating Characteristics). These switches are bidirectional, allowing NO_, NC_, and COM_ to be configured as either inputs or
outputs. The charge-pump-assisted n-channel architecture allows the switch to pass analog signals that exceed VCC up to the overvoltage fault protection threshold. This allows USB signals that exceed VCC to pass, allowing compliance with USB requirements for voltage levels.

Overvoltage Fault Protection
The MAX4983E/MAX4984E feature overvoltage fault protection on COM_. Fault protection protects the switch and USB transceiver from damaging voltage levels. When voltages on COM exceed the fault protection threshold, (VFP), COM_, NC_ and NO_ are high impedance.

## Enable Input

The MAX4983E/MAX4984E feature a shutdown mode that reduces the supply current to less than $0.1 \mu \mathrm{~A}$ and places COM_ in high impedance. Drive $\overline{E N}$ high for the MAX4983E or EN low for the MAX4984E to place the devices in shutdown mode. When EN is driven low or EN is driven high, the devices are in normal operation.

## Applications Information

USB Switching
The MAX4983E/MAX4984E analog switches are fully compliant with the USB 2.0 specification. The low on-resistance and low on-capacitance of these switches make them ideal for high-performance switching applications.

# Hi-Speed USB 2.0 Switches with $\pm 15 k V$ ESD 

The MAX4983E/MAX4984E are ideal for routing USB data lines (see Figure 6) and for applications that require switching between multiple USB hosts (see Figure 7). The MAX4983E/MAX4984E also feature overvoltage fault protection to guard systems against shorts to the USB VBUS voltage that is required for all USB applications.

Extended ESD Protection
As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. COM1 and COM2 are further protected against static electricity. The ESD structures withstand high ESD in normal operation and when the device is powered down. After an ESD event, the MAX4983E/ MAX4984E continue to function without latchup.
The MAX4983E and MAX4984E are characterized for protection to the following limits:

- $\pm 15 \mathrm{kV}$ using Human Body Model
- $\pm 8 \mathrm{kV}$ using IEC 61000-4-2 Contact Discharge method
- $\pm 15 \mathrm{kV}$ using IEC 61000-4-2 Air-Gap Discharge method

ESD Test Conditions
ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

## Human Body Model

Figure 8a shows the Human Body Model and Figure 8b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a $1.5 \mathrm{k} \Omega$ resistor.

IEC 61000-4-2
The main difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000-4-2. Because series resistance is lower in the IEC 61000-4-2 ESD test model (Figure 9a), the ESD-withstand voltage measured to this standard is generally lower than that measured using the Human Body Model. Figure 9b shows the current waveform for the $\pm 8 \mathrm{kV}$ IEC 61000-4-2 Level 4 ESD Contact Discharge test.
The Air-Gap Discharge test involves approaching the device with a charged probe. The Contact Discharge method connects the probe to the device before the probe is energized.

Layout
USB Hi-Speed requires careful PCB layout with $45 \Omega$ controlled-impedance matched traces of equal lengths.

Functional Diagram/Truth Table


| MAX4983E |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { EN }}$ | CB | N0_ $_{-}$ | NC_ $_{-}$ | COM_- $_{-}$ |  |
| 0 | 0 | OFF $^{\prime}$ | ON | - |  |
| 0 | 1 | ON | OFF | - |  |
| 1 | X | OFF | OFF | HI-Z |  |

$X=$ DON'T CARE.

| MAX4984E |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| EN | CB | NO_- $^{\prime}$ | NC $_{-}$ | COM $_{-}$ |
| 1 | 0 | OFF | ON | - |
| 1 | 1 | ON | OFF | - |
| 0 | X | OFF | OFF | HI-Z |

$X=$ DON'T CARE.

Ensure that bypass capacitors are as close as possible to the device. Use large ground planes where possible.

## Power-Supply Sequencing

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.
Proper power-supply sequencing is recommended for all devices. Always apply Vcc before applying analog signals, especially if the analog signal is not current limited.

Chip Information
PROCESS: BiCMOS

## Hi-Speed USB 2.0 Switches with $\pm 15 k V$ ESD



Figure 6. USB Data Routing/Typical Application Circuit


Figure 8a. Human Body ESD Test Model


Figure 9a. IEC 61000-4-2 ESD Test Model


Figure 7. Switching Between Multiple USB Hosts


Figure 8b. Human Body Current Waveform


Figure 9b. IEC 61000-4-2 ESD Generator Current Waveform

## Hi-Speed USB 2.0 Switches with $\pm 15 k V$ ESD

Package Information
For the latest package outline information, go to www.maxim-ic.com/packages

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 10 Ultra-Thin QFN | V101A1CN-1 | $\underline{\mathbf{2 1 - 0 0 2 8}}$ |

## Hi-Speed USB 2.0 Switches <br> with $\pm 15 k V$ ESD

| REVISION <br> NUMBER | REVISION <br> DATE | PAGESIPTION <br> CHANGED |  |
| :---: | :---: | :--- | :---: |
| 0 | $2 / 08$ | Initial release | - |
| 1 | $5 / 08$ | Removal of future product asterisks, global change to Hi-Speed | $1,8,9,10$ |
| 2 | $9 / 08$ | Changes to EC table | 3 |

