## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# Dual-Phase, Parallelable, Average-Current-Mode Controllers 


#### Abstract

General Description The MAX5038A/MAX5041A dual-phase, PWM controllers provide high-output-current capability in a compact package with a minimum number of external components. The MAX5038A/MAX5041A utilize a dual-phase, average-current-mode control that enables optimal use of low RDS(ON) MOSFETs, eliminating the need for external heatsinks even when delivering high output currents.

Differential sensing enables accurate control of the output voltage, while adaptive voltage positioning provides optimum transient response. An internal regulator enables operation with input voltage ranges of +4.75 V to +5.5 V or +8 V to +28 V . The high switching frequency, up to 500 kHz per phase, and dual-phase operation allow the use of low-output inductor values and input capacitor values. This accommodates the use of PC boardembedded planar magnetics achieving superior reliability, current sharing, thermal management, compact size, and low system cost. The MAX5038A/MAX5041A also feature a clock input (CLKIN) for synchronization to an external clock, and a clock output (CLKOUT) with programmable phase delay (relative to CLKIN) for paralleling multiple phases. The MAX5038A/MAX5041A also limit the reverse current in case the bus voltage becomes higher than the regulated output voltage. The MAX5038A offers a variety of fac-tory-trimmed preset output voltages (see Selector Guide) and the MAX5041A offers an adjustable output voltage between +1.0 V to +3.3 V .

The MAX5038A/MAX5041A operate over the extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ and are available in a 28-pin SSOP package. Refer to the MAX5037A and MAX5065/MAX5067 data sheets for a VRM 9.0/VRM 9.1compatible, VID-controlled, adjustable output voltage controller in a 44-pin MQFP/thin QFN or 28-pin SSOP package.


Applications
Servers and Workstations
Point-of-Load High-Current/High-Density Telecom DC-DC Regulators
Networking Systems
Large-Memory Arrays
RAID Systems
High-End Desktop Computers

Features
+4.75V to +5.5 V or +8 V to +28 V Input Voltage
Range

- Up to 60A Output Current
- Internal Voltage Regulator for a +12 V or +24 V Power Bus
- True Differential Remote Output Sensing
- Two Out-Of-Phase Controllers Reduce Input Capacitance Requirement and Distribute Power Dissipation
- Average-Current-Mode Control

Superior Current Sharing Between Individual Phases and Paralleled Modules
Accurate Current Limit Eliminates MOSFET and Inductor Derating

- Limits Reverse-Current Sinking in Paralleled Modules
- Integrated 4A Gate Drivers
- Selectable Fixed Frequency 250kHz or 500kHz per Phase (Up to 1 MHz for Two Phases)
- Fixed (MAX5038A) or Adjustable (MAX5041A) Output Voltages
- External Frequency Synchronization from 125kHz to 600 kHz
- Internal PLL with Clock Output for Paralleling Multiple DC-DC Converters
- Thermal Protection
- 28-Pin SSOP Package

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | OUTPUT <br> VOLTAGE <br> (V) |
| :--- | :--- | :--- | :--- |
| MAX5038AEAI12 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP | Fixed +1.2 |
| MAX5038AEAI15 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP | Fixed +1.5 |
| MAX5038AEAI18 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP | Fixed +1.8 |
| MAX5038AEAI25 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP | Fixed +2.5 |
| MAX5038AEAI33 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP | Fixed +3.3 |
| MAX5041AEAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP | Adj +1.0 to <br> +3.3 |

Pin Configuration appears at end of data sheet.

## Dual-Phase, Parallelable, Average-Current-Mode Controllers

## ABSOLUTE MAXIMUM RATINGS

| IN to SGND | $-0.3 V$ to +30 V |
| :---: | :---: |
| BST_ to SGND | .-0.3V to +35V |
| DH_ to LX | -0.3V to [(VBST- $\left.\left.\mathrm{V}_{\text {LX_ }}\right)+0.3 \mathrm{~V}\right]$ |
| DL_ to PGND | ...............-0.3V to (VCC +0.3 V ) |
| BST_ to LX | ............-0.3V to +6V |
| Vcc to SGND. | -0.3V to +6V |
| $V_{C c}$ to PGND. | -0.3V to +6V |
| SGND to PGND | -0.3V to +0.3V |

All Other Pins to SGND...............................-0.3V to (VCC +0.3 V ) Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )

28-Pin SSOP (derate $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .......... 762 mW Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Maximum Junction Temperature ..................................... $150^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s) ................................. $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$, circuit of Figure $1, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical specifications are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSTEM SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage Range | VIN |  | 8 |  | 28 | V |
|  |  | Short IN and $\mathrm{V}_{\mathrm{CC}}$ together for +5 V input operation | 4.75 |  | 5.5 |  |
| Quiescent Supply Current | IQ | EN = VCC or SGND |  | 4 | 10 | mA |
| Efficiency | $\eta$ | ILOAD = 52A (26A per phase) |  | 90 |  | \% |
| OUTPUT VOLTAGE |  |  |  |  |  |  |
| Nominal Output Voltage Accuracy (Note 4) |  | MAX5038A only, no load | -0.8 |  | +0.8 | \% |
|  |  | MAX5038A only, no load, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}=$ +4.75 V to +5.5 V or $\mathrm{V}_{\mathrm{IN}}=+8 \mathrm{~V}$ to +28 V (Note 2) | -1 |  | +1 |  |
| SENSE+ to SENSE- Voltage <br> Accuracy (Note 4) |  | MAX5041A only, no load | 0.992 |  | 1.008 | V |
|  |  | MAX5041A only, no load, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}=$ +4.75 V to +5.5 V or V IN $=+8 \mathrm{~V}$ to +28 V | 0.990 |  | 1.010 |  |
| STARTUP/INTERNAL REGULATOR |  |  |  |  |  |  |
| VCC Undervoltage Lockout | UVLO | VCC rising | 4.0 | 4.15 | 4.5 | V |
| VCC Undervoltage Lockout Hysteresis |  |  |  | 200 |  | mV |
| VCC Output Accuracy |  | $\mathrm{V}_{\text {IN }}=+8 \mathrm{~V}$ to +28 V , ISOURCE $=0$ to 80 mA | 4.85 | 5.1 | 5.30 | V |
| MOSFET DRIVERS |  |  |  |  |  |  |
| Output Driver Impedance | RON | Low or high output |  | 1 | 3 | $\Omega$ |
| Output Driver Source/Sink Current | ${ }^{\text {I DH_, }}$ IDL_ |  |  | 4 |  | A |
| Nonoverlap Time | tno | CDH_/DL_ = 5nF |  | 60 |  | ns |
| OSCILLATOR AND PLL |  |  |  |  |  |  |
| Switching Frequency | fsw | CLKIN = SGND | 238 | 250 | 262 | kHz |
|  |  | CLKIN $=$ VCC | 475 | 500 | 525 |  |
| PLL Lock Range | fpLL |  | 125 |  | 600 | kHz |
| PLL Locking Time | tPLL |  |  | 200 |  | $\mu \mathrm{s}$ |

## Dual-Phase, Parallelable, Average-Current-Mode Controllers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=+5 \mathrm{~V}\right.$, circuit of Figure $1, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical specifications are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKOUT Phase Shift(at fsw = 125kHz) | фCLKOUT | PHASE $=$ VCC | 115 | 120 | 125 | Degrees |
|  |  | PHASE = unconnected | 85 | 90 | 95 |  |
|  |  | PHASE = SGND | 55 | 60 | 65 |  |
| CLKIN Input Pulldown Current | ICLKIN |  | 3 | 5 | 7 | $\mu \mathrm{A}$ |
| CLKIN High Threshold | VCLKINH |  | 2.4 |  |  | V |
| CLKIN Low Threshold | VCLKINL |  |  |  | 0.8 | V |
| CLKIN High Pulse Width | tCLKIN |  | 200 |  |  | ns |
| PHASE High Threshold | VPHASEH |  | 4 |  |  | V |
| PHASE Low Threshold | VPHASEL |  |  |  | 1 | V |
| PHASE Input Bias Current | IPHASEBIA |  | -50 |  | +50 | $\mu \mathrm{A}$ |
| CLKOUT Output Low Level | VCLKOUTL | IsINK $=2 \mathrm{~mA}$ ( Note 2) |  |  | 100 | mV |
| CLKOUT Output High Level | VCLKOUTH | ISOURCE $=2 \mathrm{~mA}$ ( Note 2) | 4.5 |  |  | V |
| CURRENT LIMIT |  |  |  |  |  |  |
| Average Current-Limit Threshold | $\mathrm{V}_{\text {CL }}$ | CSP_ to CSN_ | 45 | 48 | 51 | mV |
| Reverse Current-Limit Threshold | $V_{\text {CLR }}$ | CSP_ to CSN_ | -3.9 |  | -0.2 | mV |
| Cycle-by-Cycle Current Limit | VCLPK | CSP_ to CSN_ (Note 3) | 90 | 112 | 130 | mV |
| Cycle-by-Cycle Overload Response Time | tR | $\mathrm{V}_{\text {CSP_ }}$ to $\mathrm{V}_{\text {CSN }}=+150 \mathrm{mV}$ |  | 260 |  | ns |
| CURRENT-SENSE AMPLIFIER |  |  |  |  |  |  |
| CSP_ to CSN_ Input Resistance | RCS_ |  |  | 4 |  | $\mathrm{k} \Omega$ |
| Common-Mode Range | $\mathrm{V}_{\text {CMR(CS }}$ |  | -0.3 |  | +3.6 | V |
| Input Offset Voltage | Vos(CS) |  | -1 |  | +1 | mV |
| Amplifier Gain | Av(CS) |  |  | 18 |  | V/V |
| 3dB Bandwidth | $f_{3 \mathrm{~dB}}$ |  |  | 4 |  | MHz |
| CURRENT-ERROR AMPLIFIER (TRANSCONDUCTANCE AMPLIFIER) |  |  |  |  |  |  |
| Transconductance | $\mathrm{gm}_{\mathrm{ca}}$ |  |  | 550 |  | $\mu \mathrm{S}$ |
| Open-Loop Gain | Avol(CE) | No load |  | 50 |  | dB |
| DIFFERENTIAL VOLTAGE AMPLIFIER (DIFF) |  |  |  |  |  |  |
| Common-Mode Voltage Range | $\mathrm{V}_{\text {CMR(DIFF) }}$ |  | -0.3 |  | +1.0 | V |
| DIFF Output Voltage | $\mathrm{V}_{\mathrm{CM}}$ | $\mathrm{V}_{\text {SENSE }+}=\mathrm{V}_{\text {SENSE- }}=0$ |  | 0.6 |  | V |
| Input Offset Voltage | VOS(DIFF) |  | -1 |  | +1 | mV |
| Amplifier Gain | Av(DIFF) | MAX5038A (+1.2V, +1.5V, +1.8V output versions), MAX5041A | 0.997 | 1 | 1.003 | V/V |
|  |  | MAX5038A (+2.5V and +3.3 V output versions) | 0.495 | 0.5 | 0.505 |  |
| 3dB Bandwidth | $f_{3 d B}$ | CDIFF $=20 \mathrm{pF}$ |  | 3 |  | MHz |
| Minimum Output Current Drive | IOUT(DIFF) |  | 1.0 |  |  | mA |
| SENSE+ to SENSE- Input Resistance | Rvs_ |  | 50 | 100 |  | k $\Omega$ |

## Dual-Phase, Parallelable, Average-Current-Mode Controllers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=+5 \mathrm{~V}\right.$, circuit of Figure 1, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical specifications are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOLTAGE-ERROR AMPLIFIER (EAOUT) |  |  |  |  |  |  |
| Open-Loop Gain | Avol(EA) |  |  | 70 |  | dB |
| Unity-Gain Bandwidth | fugea |  |  | 3 |  | MHz |
| EAN Input Bias Current | 1 B (EA) | $V_{E A N}=+2.0 \mathrm{~V}$ | -100 |  | +100 | nA |
| Error-Amplifier Output Clamping Voltage | $V_{\text {CLAMP(EA) }}$ | With respect to $\mathrm{V}_{\mathrm{CM}}$ | 810 |  | 918 | mV |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Thermal Shutdown | TSHDN |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Hysteresis |  |  |  | 8 |  | ${ }^{\circ} \mathrm{C}$ |
| EN INPUT |  |  |  |  |  |  |
| EN Input Low Voltage | VENL |  |  |  | 1 | V |
| EN Input High Voltage | VENH |  | 3 |  |  | V |
| EN Pullup Current | IEN |  | 4.5 | 5 | 5.5 | $\mu \mathrm{A}$ |

Note 1: Specifications from $-40^{\circ} \mathrm{C}$ to $0^{\circ} \mathrm{C}$ are guaranteed by characterization but not production tested.
Note 2: Guaranteed by design. Not production tested.
Note 3: See Peak-Current Comparator section.
Note 4: Does not include an error due to finite error amplifier gain (see the Voltage-Error Amplifier section).

## Dual-Phase, Parallelable, Average-Current-Mode Controllers

Typical Operating Characteristics
(Circuit of Figure 1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


EFFICIENCY vs. OUTPUT CURRENT AND OUTPUT VOLTAGE


IOUT (A)

SUPPLY CURRENT vs. TEMPERATURE AND FREQUENCY



EFFICIENCY vs. OUTPUT CURRENT AND OUTPUT VOLTAGE


SUPPLY CURRENT vs. TEMPERATURE AND FREQUENCY


EFFICIENCY vs. OUTPUT CURRENT


SUPPLY CURRENT
vs. FREQUENCY AND INPUT VOLTAGE


SUPPLY CURRENT
vs. LOAD CAPACITANCE PER DRIVER


## Dual-Phase, Parallelable, Average-Current-Mode Controllers

Typical Operating Characteristics (continued)


DIFF OUTPUT ERROR
vs. SENSE+ TO SENSE- VOLTAGE


(Circuit of Figure $1, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Vcc LoAd regulation
vs. INPUT VOLTAGE


DRIVER RISE TIME vs. DRIVER LOAD CAPACITANCE




DRIVER FALL TIME vs. DRIVER LOAD CAPACITANCE


## Dual-Phase, Parallelable, Average-Current-Mode Controllers

 Typical Operating Characteristics (continued)(Circuit of Figure 1, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Dual-Phase, Parallelable, Average-Current-Mode Controllers

## Typical Operating Characteristics (continued)

(Circuit of Figure $1, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)




## LOAD-TRANSIENT RESPONSE





# Dual-Phase, Parallelable, Average-Current-Mode Controllers 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1,13 | $\begin{aligned} & \text { CSP2, } \\ & \text { CSP1 } \end{aligned}$ | Current-Sense Differential Amplifier Positive Input. Senses the inductor current. The differential voltage between CSP_ and CSN_ is amplified internally by the current-sense amplifier gain of 18 . |
| 2,14 | $\begin{aligned} & \text { CSN2, } \\ & \text { CSN1 } \end{aligned}$ | Current-Sense Differential Amplifier Negative Input. Together with CSP_, senses the inductor current. |
| 3 | PHASE | Phase-Shift Setting Input. Connect PHASE to $V_{C C}$ for $120^{\circ}$, leave PHASE unconnected for $90^{\circ}$, or connect PHASE to SGND for $60^{\circ}$ of phase shift between the rising edges of CLKOUT and CLKIN/DH1. |
| 4 | PLLCMP | External Loop-Compensation Input. Connect compensation network for the phase-locked loop (see PhaseLocked Loop section). |
| 5,7 | $\begin{aligned} & \text { CLP2, } \\ & \text { CLP1 } \end{aligned}$ | Current-Error Amplifier Output. Compensate the current loop by connecting an RC network to ground. |
| 6 | SGND | Signal Ground. Ground connection for the internal control circuitry. |
| 8 | SENSE+ | Differential Output Voltage-Sensing Positive Input. Used to sense a remote load. Connect SENSE+ to VoUT+ at the load. The MAX5038A regulates the difference between SENSE+ and SENSE- according to the factory preset output voltage. The MAX5041A regulates the SENSE+ to SENSE- difference to +1.0 V . |
| 9 | SENSE- | Differential Output Voltage-Sensing Negative Input. Used to sense a remote load. Connect SENSE- to Vout- or PGND at the load. |
| 10 | DIFF | Differential Remote-Sense Amplifier Output. DIFF is the output of a precision unity-gain amplifier. |
| 11 | EAN | Voltage-Error Amplifier Inverting Input. Receives the output of the differential remote-sense amplifier. Referenced to SGND. |
| 12 | EAOUT | Voltage-Error Amplifier Output. Connect to the external gain-setting feedback resistor. The external error amplifier gain-setting resistors determine the amount of adaptive voltage positioning |
| 15 | EN | Output Enable. A logic low shuts down the power drivers. EN has an internal $5 \mu \mathrm{~A}$ pullup current. |
| 16, 26 | $\begin{aligned} & \text { BST1, } \\ & \text { BST2 } \end{aligned}$ | Boost Flying-Capacitor Connection. Reservoir capacitor connection for the high-side FET driver supply. Connect a $0.47 \mu \mathrm{~F}$ ceramic capacitor between BST_ and LX_. |
| 17, 25 | $\begin{aligned} & \hline \mathrm{DH} 1, \\ & \mathrm{DH} 2 \end{aligned}$ | High-Side Gate Driver Output. Drives the gate of the high-side MOSFET. |
| 18, 24 | LX1, LX2 | Inductor Connection. Source connection for the high-side MOSFETs. Also serves as the return terminal for the high-side driver. |
| 19, 23 | $\begin{aligned} & \text { DL1, } \\ & \text { DL2 } \end{aligned}$ | Low-Side Gate Driver Output. Synchronous MOSFET gate drivers for the two phases. |
| 20 | $V_{C C}$ | Internal +5 V Regulator Output. $\mathrm{V}_{\mathrm{CC}}$ is derived internally from the IN voltage. Bypass to SGND with $4.7 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ ceramic capacitors. |
| 21 | IN | Supply Voltage Connection. Connect IN to VCC for a +5 V system. Connect the VRM input to IN through an RC lowpass filter, a $2.2 \Omega$ resistor, and a $0.1 \mu \mathrm{~F}$ ceramic capacitor. |
| 22 | PGND | Power Ground. Connect PGND, low-side synchronous MOSFET's source, and VCC bypass capacitor returns together. |
| 27 | CLKOUT | Oscillator Output. CLKOUT is phase shifted from CLKIN by the amount specified by PHASE. Use CLKOUT to parallel additional MAX5038A/MAX5041As. |
| 28 | CLKIN | CMOS Logic Clock Input. Drive the internal oscillator with a frequency range between 125 kHz and 600 kHz , or connect to VCC or SGND. Connect CLKIN to SGND to set the internal oscillator to 250 kHz or connect to VCC to set the internal oscillator to 500 kHz . CLKIN has an internal $5 \mu \mathrm{~A}$ pulldown current. |

## Dual-Phase, Parallelable, Average-Current-Mode Controllers



## Dual-Phase, Parallelable, Average-Current-Mode Controllers

Detailed Description
The MAX5038A/MAX5041A (Figures 1 and 2) average-current-mode PWM controllers drive two out-of-phase buck converter channels. Average-current-mode control improves current sharing between the channels while minimizing component derating and size. Parallel multiple MAX5038A/MAX5041A regulators to increase
the output current capacity. For maximum ripple rejection at the input, set the phase shift between phases to $90^{\circ}$ for two paralleled converters, or $60^{\circ}$ for three paralleled converters. The paralleling capability of the MAX5038A/MAX5041A improves design flexibility in applications requiring upgrades (higher load).


Figure 1. MAX5038A Typical Application Circuit, VIN $=+12 \mathrm{~V}$

## Dual-Phase, Parallelable, Average-Current-Mode Controllers

Dual-phase converters with an out-of-phase locking arrangement reduce the input and output capacitor ripple current, effectively multiplying the switching frequency by the number of phases. Each phase of the MAX5038A/MAX5041A consists of an inner average current loop controlled by a common outer-loop volt-
age-error amplifier (VEA). The combined action of the two inner current loops and the outer voltage loop corrects the output voltage errors and forces the phase currents to be equal.


Figure 2. MAX5041A Typical Application Circuit, $V_{I N}=+12 \mathrm{~V}$

# Dual-Phase, Parallelable, Average-Current-Mode Controllers 


#### Abstract

Vin and Vcc The MAX5038A/MAX5041A accept an input voltage range of +4.75 V to +5.5 V or +8 V to +28 V . All internal control circuitry operates from an internally regulated nominal voltage of $+5 \mathrm{~V}(\mathrm{VCC})$. For input voltages of +8 V or greater, the internal $V C c$ regulator steps the voltage down to +5 V . The $\mathrm{V}_{\mathrm{CC}}$ output voltage is a regulated +5 V output capable of sourcing up to 80 mA . Bypass $\mathrm{V}_{\mathrm{cc}}$ to SGND with $4.7 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ low-ESR ceramic capacitors in parallel for high-frequency noise rejection and stable operation (Figures 1 and 2).


Calculate power dissipation in the MAX5038A/ MAX5041A as a product of the input voltage and the total VCC regulator output current (ICC). ICC includes quiescent current ( $\mathrm{IQ}_{\mathrm{Q}}$ ) and gate drive current (IDD):

$$
\begin{gather*}
\mathrm{PD}=\mathrm{V}_{\mathrm{IN}} \times \mathrm{ICC}_{\mathrm{C}}  \tag{1}\\
\mathrm{ICC}=\mathrm{I}_{\mathrm{Q}}+\mathrm{fSW} \times\left(\mathrm{Q}_{\mathrm{G} 1}+\mathrm{Q}_{\mathrm{G} 2}+\mathrm{Q}_{\mathrm{G} 3}+\mathrm{Q}_{\mathrm{G} 4}\right) \tag{2}
\end{gather*}
$$

where $Q_{G 1}, Q_{G 2}, Q_{G 3}$, and $Q_{G 4}$ are the total gate charge of the low-side and high-side external MOSFETs, IQ is 4 mA (typ), and fsw is the switching frequency of each individual phase.
For applications utilizing a +5 V input voltage, disable the $\mathrm{V}_{\mathrm{Cc}}$ regulator by connecting IN and V cc together.

## Undervoltage Lockout (UVLO)/Soft-Start

The MAX5038A/MAX5041A include an undervoltage lockout with hysteresis and a power-on reset circuit for converter turn-on and monotonic rise of the output voltage. The UVLO threshold is internally set between +4.0 V and +4.5 V with a 200 mV hysteresis. Hysteresis at UVLO eliminates "chattering" during startup.
Most of the internal circuitry, including the oscillator, turns on when the input voltage reaches +4 V . The MAX5038A/MAX5041A draw up to 4 mA of current before the input voltage reaches the UVLO threshold.
The compensation network at the current-error amplifiers (CLP1 and CLP2) provides an inherent soft-start of the output voltage. It includes a parallel combination of capacitors (C28, C30) and resistors (R5, R6) in series with other capacitors (C27, C29) (see Figures 1 and 2). The voltage at CLP_ limits the maximum current available to charge output capacitors. The capacitor on CLP_ in conjunction with the finite output-drive current of the current-error amplifier yields a finite rise time for the output current and thus the output voltage.

Internal Oscillator
The internal oscillator generates the $180^{\circ}$ out-of-phase clock signals required by the pulse-width modulation (PWM) circuits. The oscillator also generates the 2Vp-p voltage ramp signals necessary for the PWM comparators. Connect CLKIN to SGND to set the internal oscillator frequency to 250 kHz or connect CLKIN to $\mathrm{V}_{\mathrm{CC}}$ to set the internal oscillator to 500 kHz .
CLKIN is a CMOS logic clock input for the phaselocked loop (PLL). When driven externally, the internal oscillator locks to the signal at CLKIN. A rising edge at CLKIN starts the ON cycle of the PWM. Ensure that the external clock pulse width is at least 200ns. CLKOUT provides a phase-shifted output with respect to the rising edge of the signal at CLKIN. PHASE sets the amount of phase shift at CLKOUT. Connect PHASE to VCC for $120^{\circ}$ of phase shift, leave PHASE unconnected for $90^{\circ}$ of phase shift, or connect PHASE to SGND for $60^{\circ}$ of phase shift with respect to CLKIN.
The MAX5038A/MAX5041A require compensation on PLLCMP even when operating from the internal oscillator. The device requires an active PLL in order to generate the proper clock signal required for PWM operation.

## Control Loop

The MAX5038A/MAX5041A use an average-currentmode control scheme to regulate the output voltage (Figures 3a and 3b). The main control loop consists of an inner current loop and an outer voltage loop. The inner loop controls the output currents (IPHASE1 and IPHASE2) while the outer loop controls the output voltage. The inner current loop absorbs the inductor pole reducing the order of the outer voltage loop to that of a single-pole system.
The current loop consists of a current-sense resistor (Rs), a current-sense amplifier (CA_), a current-error amplifier (CEA_), an oscillator providing the carrier ramp, and a PWM comparator (CPWM_). The precision CA_ amplifies the sense voltage across Rs by a factor of 18 . The inverting input to the CEA_ senses the CA_ output. The CEA_ output is the difference between the voltage-error amplifier output (EAOUT) and the amplified voltage from the CA_. The RC compensation network connected to CLP1 and CLP2 provides external frequency compensation for the respective CEA_. The start of every clock cycle enables the high-side drivers and initiates a PWM ON cycle. Comparator CPWM_ compares the output voltage from the CEA_ with a 0 to +2 V ramp from the oscillator. The PWM ON cycle terminates when the ramp voltage exceeds the error voltage.

## Dual-Phase, Parallelable, Average-Current-Mode Controllers



Figure 3a. MAX5038A Control Loop


Figure 3b. MAX5041A Control Loop

# Dual-Phase, Parallelable, Average-Current-Mode Controllers 

The outer voltage control loop consists of the differential amplifier (DIFF AMP), reference voltage, and VEA. The unity-gain differential amplifier provides true differential remote sensing of the output voltage. The differential amplifier output connects to the inverting input (EAN) of the VEA. The noninverting input of the VEA is internally connected to an internal precision reference voltage. The MAX5041A reference voltage is set to +1.0 V and the MAX5038A reference is set to the preset output voltage. The VEA controls the two inner current loops (Figures 3a and 3b). Use a resistive feedback network to set the VEA gain as required by the adaptive voltage-positioning circuit (see the Adaptive Voltage Positioning section).

## Current-Sense Amplifier

The differential current-sense amplifier (CA_) provides a DC gain of 18. The maximum input offset voltage of the current-sense amplifier is 1 mV and the common-mode voltage range is -0.3 V to +3.6 V . The current-sense amplifier senses the voltage across a current-sense resistor.

Peak-Current Comparator The peak-current comparator provides a path for fast cycle-by-cycle current limit during extreme fault conditions such as an output inductor malfunction (Figure 4). Note that the average-current-limit threshold of 48 mV still limits the output current during short-circuit conditions. To prevent inductor saturation, select an output inductor with a saturation current specification greater
than the average current limit ( 48 mV ). Proper inductor selection ensures that only extreme conditions trip the peak-current comparator, such as a broken output inductor. The 112 mV voltage threshold for triggering the peak-current limit is twice the full-scale average current-limit voltage threshold. The peak-current comparator has a delay of only 260 ns.

## Current-Error Amplifier

 Each phase of the MAX5038A/MAX5041A has a dedicated transconductance current-error amplifier (CEA_) with a typical gm of $550 \mu \mathrm{~S}$ and $320 \mu \mathrm{~A}$ output sink and source current capability. The current-error amplifier outputs, CLP1 and CLP2, serve as the inverting input to the PWM comparator. CLP1 and CLP2 are externally accessible to provide frequency compensation for the inner current loops (Figures 3a and 3b). Compensate CEA_ such that the inductor current down slope, which becomes the up slope to the inverting input of the PWM comparator, is less than the slope of the internally generated voltage ramp (see the Compensation section).PWM Comparator and R-S Flip-Flop
The PWM comparator (CPWM) sets the duty cycle for each cycle by comparing the output of the current-error amplifier to a 2VP-P ramp. At the start of each clock cycle, an R-S flip-flop resets and the high-side driver ( $\mathrm{DH}_{-}$) turns on. The comparator sets the flip-flop as soon as the ramp voltage exceeds the CLP_ voltage, thus terminating the ON cycle (Figure 4).


Figure 4. Phase Circuit (Phase 1/Phase 2)

## Dual-Phase, Parallelable, Average-Current-Mode Controllers

The differential amplifier (DIFF Differential Amplifier (DIFF AMP) facilitates output voltage remote sensing at the load (Figures 3a and 3b). It provides true differential output voltage sensing while rejecting the common-mode voltage errors due to highcurrent ground paths. Sensing the output voltage directly at the load provides accurate load voltage sensing in high-current environments. The VEA provides the difference between the differential amplifier output (DIFF) and the desired output voltage. The differential amplifier has a bandwidth of 3 MHz . The difference between SENSE+ and SENSE- regulates to the preset output voltage for the MAX5038A and regulates to +1 V for the MAX5041A.

## Voltage-Error Amplifier

The VEA sets the gain of the voltage control loop and determines the error between the differential amplifier output and the internal reference voltage ( $V_{\text {REF }}$ ).
VREF equals VOUT(NOM) for the +1.8 V or lower voltage versions of the MAX5038A and VREF equals VOUT(NOM)/2 for the +2.5 V and +3.3 V versions. For MAX5041A, VREF equals +1 V .
An offset is added to the output voltage of the MAX5038A/MAX5041A with a finite gain (RF/RIN) of the VEA such that the no-load output voltage is higher than the nominal value. Choose $R_{F}$ and Rin from the Adaptive Voltage Positioning section and use the following equations to calculate the no-load output voltage.
MAX5038A:

$$
\begin{equation*}
V_{\text {OUT(NL) }}=\left(1+\frac{R_{\text {IN }}}{R_{F}}\right) \times V_{\text {OUT }(N O M)} \tag{3}
\end{equation*}
$$

MAX5041A:

$$
\begin{equation*}
V_{O U T(N L)}=\left(1+\frac{R_{I N}}{R_{F}}\right) \times\left(\frac{R_{H}+R_{L}}{R_{L}}\right) \times V_{R E F} \tag{4}
\end{equation*}
$$

where $R_{H}$ and $R_{L}$ are the feedback resistor network (Figure 2).
Some applications require VOUT equal to VOUT(NOM) at no load. To ensure that the output voltage does not exceed the nominal output voltage (VOUT(NOM)), add a resistor RX from VCC to EAN.

Use the following equations to calculate the value of $R X$. For MAX5038A versions of $\operatorname{VOUT}(\mathrm{NOM}) \leq+1.8 \mathrm{~V}$ :

$$
\begin{equation*}
R_{X}=\left[V_{\mathrm{CC}}-\left(\mathrm{V}_{\mathrm{NOM}}+0.6\right)\right] \times \frac{\mathrm{R}_{\mathrm{F}}}{\mathrm{~V}_{\mathrm{NOM}}} \tag{5}
\end{equation*}
$$

For MAX5038A versions of $\operatorname{VOUT}(\mathrm{NOM})>+1.8 \mathrm{~V}$ :

$$
\begin{equation*}
R_{X}=\left[2 \mathrm{~V}_{\mathrm{CC}}-\left(\mathrm{V}_{\mathrm{NOM}}+1.2\right)\right] \times \frac{\mathrm{R}_{\mathrm{F}}}{\mathrm{~V}_{\mathrm{NOM}}} \tag{6}
\end{equation*}
$$

For MAX5041A:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{X}}=\left[\mathrm{V}_{\mathrm{CC}}-1.6\right] \times \frac{\mathrm{R}_{\mathrm{F}}}{\mathrm{~V}_{\mathrm{REF}}} \tag{7}
\end{equation*}
$$

The VEA output clamps to +0.9 V (plus the commonmode voltage of +0.6 V ), thus limiting the average maximum current from individual phases. The maximum average-current-limit threshold for each phase is equal to the maximum clamp voltage of the VEA divided by the gain (18) of the current-sense amplifier. This allows for accurate settings for the average maximum current for each phase. Set the VEA gain using RF and RIN for the amount of output voltage positioning required as discussed in the Adaptive Voltage Positioning section (Figures 3a and 3b).

## Adaptive Voltage Positioning

Powering new-generation processors requires new techniques to reduce cost, size, and power dissipation. Voltage positioning reduces the total number of output capacitors to meet a given transient response requirement. Setting the no-load output voltage slightly higher than the output voltage during nominally loaded conditions allows a larger downward voltage excursion when the output current suddenly increases. Regulating at a lower output voltage under a heavy load allows a larger upward-voltage excursion when the output current suddenly decreases. A larger allowed, voltage-step excursion reduces the required number of output capacitors or allows for the use of higher ESR capacitors.
Voltage positioning and the ability to operate with multiple reference voltages may require the output to regulate away from a center value. Define the center value as the voltage where the output drops ( $\Delta \mathrm{V}$ OUT/2) at one half the maximum output current (Figure 5).

# Dual-Phase, Parallelable, Average-Current-Mode Controllers 



Figure 5. Defining the Voltage-Positioning Window
Set the voltage-positioning window ( $\Delta \mathrm{VOUT}$ ) using the resistive feedback of the VEA. Use the following equations to calculate the voltage-positioning window for the MAX5038A:

$$
\begin{align*}
\Delta V_{\text {OUT }} & =\frac{I_{\text {OUT }} \times R_{\text {IN }}}{2 \times G_{C} \times R_{F}}  \tag{8}\\
G_{C} & =\frac{0.05}{R_{S}} \tag{9}
\end{align*}
$$

Use the following equation to calculate the voltage-positioning window for the MAX5041A:

$$
\begin{gather*}
\Delta \mathrm{V}_{\text {OUT }}=\frac{\mathrm{l}_{\text {OUT }} \times R_{I N}}{\left(2 \times G_{C} \times R_{F}\right)} \times \frac{R_{H}+R_{L}}{R_{L}}  \tag{10}\\
G_{C}=\frac{0.05}{R_{S}} \tag{11}
\end{gather*}
$$

where $\mathrm{RIN}_{\mathrm{N}}$ and $\mathrm{RF}_{\mathrm{F}}$ are the input and feedback resistors of the VEA, Gc is the current-loop transconductance, and Rs is the current-sense resistor or, if using lossless inductor current sensing, the DC resistance of the inductor.

## Phase-Locked Loop: Operation and Compensation

The PLL synchronizes the internal oscillator to the external frequency source when driving CLKIN. Connecting CLKIN to VCC or SGND forces the PWM frequency to default to the internal oscillator frequency of 500 kHz or 250 kHz , respectively. The PLL uses a conventional architecture consisting of a phase detector and a charge pump capable of providing $20 \mu \mathrm{~A}$ of output current. Connect an external series combination capacitor (C25) and resistor (R4) and a parallel capacitor (C26) from PLLCMP to SGND to provide frequency compensation for the PLL (Figure 1). The pole-zero pair compensation provides a zero at fz defined by $1 /[\mathrm{R} 4 \times$ (C25 + C26)] and a pole at fp defined by $1 /(\mathrm{R} 4 \times \mathrm{C} 26)$. Use the following typical values for compensating the PLL: R4 $=7.5 \mathrm{k} \Omega, \mathrm{C} 25=4.7 \mathrm{nF}, \mathrm{C} 26=470 \mathrm{pF}$. If changing the PLL frequency, expect a finite locking time of approximately $200 \mu \mathrm{~s}$.
The MAX5038A/MAX5041A require compensation on PLLCMP even when operating from the internal oscillator. The device requires an active PLL in order to generate the proper internal PWM clocks.

MOSFET Gate Drivers (DH_, DL_) The high-side ( $\mathrm{DH}_{-}$) and low-side (DL_) drivers drive the gates of external N -channel MOSFETs (Figures 1 and 2). The drivers' high-peak sink and source current capability provides ample drive for the fast rise and fall times of the switching MOSFETs. Faster rise and fall times result in reduced cross-conduction losses. For modern CPU voltage-regulating module applications where the duty cycle is less than $50 \%$, choose highside MOSFETs (Q1 and Q3) with a moderate RDS(ON) and a very low gate charge. Choose low-side MOSFETs (Q2 and Q4) with very low RDS(ON) and moderate gate charge.
The driver block also includes a logic circuit that provides an adaptive nonoverlap time to prevent shootthrough currents during transition. The typical nonoverlap time is 60 ns between the high-side and lowside MOSFETs.

BST_
VCC powers the low- and high-side MOSFET drivers. Connect a $0.47 \mu \mathrm{~F}$ low-ESR ceramic capacitor between BST_ and LX_. Bypass Vcc to SGND with $4.7 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ low-ESR ceramic capacitors. For high-current applications, bypass VCC to PGND with one or more $0.1 \mu F$, Iow-ESR ceramic capacitor(s). Reduce the PC board area formed by these capacitors, the rectifier diodes between Vcc and the boost capacitor, the MAX5038A/MAX5041A, and the switching MOSFETs.

# Dual-Phase, Parallelable, Average-Current-Mode Controllers 


#### Abstract

Overload Conditions Average-current-mode control has the ability to limit the average current sourced by the converter during a fault condition. When a fault condition occurs, the VEA output clamps to +0.9 V with respect to the common-mode voltage ( $\mathrm{V} \mathrm{CM}=+0.6 \mathrm{~V}$ ) and is compared with the output of the current-sense amplifiers (CA1 and CA2) (see Figures 3a and 3b). The current-sense amplifier's gain of 18 limits the maximum current in the inductor or sense resistor to lLIMIT $=50 \mathrm{mV} / \mathrm{Rs}$.


Parallel Operation
For applications requiring large output current, parallel up to three MAX5038A/MAX5041As (six phases) to triple the available output current. The paralleled converters operate at the same switching frequency but different phases keep the capacitor ripple RMS currents to a minimum. Three parallel MAX5038A/MAX5041A converters deliver up to 180A of output current. To set the phase shift of the on-board PLL, leave PHASE unconnected for $90^{\circ}$ of phase shift (two paralleled converters), or connect PHASE to SGND for $60^{\circ}$ of phase shift (three converters in parallel). Designate one converter as master and the remaining converters as slaves. Connect the master and slave controllers in a daisy-chain configuration as shown in Figure 6. Connect CLKOUT from the master controller to CLKIN of the first slaved controller, and CLKOUT from the first slaved controller to CLKIN of the second slaved controller. Choose the appropriate phase shift for minimum ripple currents at the input and output capacitors. The master controller senses the output differential voltage through SENSE+ and SENSE- and generates the DIFF voltage. Disable the voltage sensing of the slaved controllers by leaving DIFF unconnected (floating). Figure 7 shows a detailed typical parallel application circuit using two MAX5038As. This circuit provides four phases at an input voltage of +12 V and an output voltage range of +1 V to +3.3 V at 104 A .

## Applications Information

Each MAX5038A/MAX5041A circuit drives two $180^{\circ}$ out-of-phase channels. Parallel two or three MAX5038A/ MAX5041A circuits to achieve four- or six-phase operation, respectively. Figure 1 shows the typical application circuit for a two-phase operation. The design criteria for a two-phase converter includes frequency selection, inductor value, input/output capacitance, switching MOSFETs, sense resistors, and the compensation network. Follow the same procedure for the four- and sixphase converter design, except for the input and output capacitance. The input and output capacitance requirements vary depending on the operating duty cycle.

The examples discussed in this data sheet pertain to a typical application with the following specifications:
$\mathrm{V}_{\mathrm{IN}}=+12 \mathrm{~V}$
$V_{\text {OUT }}=+1.8 \mathrm{~V}$
lout(MAX) $=52 \mathrm{~A}$
$\mathrm{f}_{\mathrm{sw}}=250 \mathrm{kHz}$
Peak-to-Peak Inductor Current $\left(\Delta L_{L}\right)=10 \mathrm{~A}$
Table 1 shows a list of recommended external components (Figure 1) and Table 2 provides component supplier information.

Number of Phases
Selecting the number of phases for a voltage regulator depends mainly on the ratio of input-to-output voltage (operating duty cycle). Optimum output-ripple cancellation depends on the right combination of operating duty cycle and the number of phases. Use the following equation as a starting point to choose the number of phases:

$$
\begin{equation*}
N_{P H} \approx K / D \tag{12}
\end{equation*}
$$

where $K=1$, 2 , or 3 and the duty cycle is $D=V_{\text {Out }} / V_{\text {IN }}$. Choose K to make $\mathrm{N}_{\mathrm{PH}}$ an integer number. For example, converting $\mathrm{V}_{\mathrm{IN}}=+12 \mathrm{~V}$ to $\mathrm{V}_{\text {OUT }}=+1.8 \mathrm{~V}$ yields better ripple cancellation in the six-phase converter than in the four-phase converter. Ensure that the output load justifies the greater number of components for multiphase conversion. Generally limiting the maximum output current to 25A per phase yields the most costeffective solution. The maximum ripple cancellation occurs when NpH $=$ K/D.
Single-phase conversion requires greater size and power dissipation for external components such as the switching MOSFETs and the inductor. Multiphase conversion eliminates the heatsink by distributing the power dissipation in the external components. The multiple phases operating at given phase shifts effectively increase the switching frequency seen by the input/output capacitors, thereby reducing the input/output capacitance requirement for the same ripple performance. The lower inductance value improves the large-signal response of the converter during a transient load at the output. Consider all these issues when determining the number of phases necessary for the voltage regulator application.

Inductor Selection
The switching frequency per phase, peak-to-peak ripple current in each phase, and allowable ripple at the output determine the inductance value.

## Dual-Phase, Parallelable, Average-Current-Mode Controllers



Figure 6. Parallel Configuration of Multiple MAX5038A/MAX5041As

## Dual-Phase, Parallelable, Average-Current-Mode Controllers



Figure 7. Four-Phase Parallel Application Circuit ( V IN $=+12 \mathrm{~V}, \mathrm{~V}$ OUT $=+1.2 \mathrm{~V}$ to +3.3 V at 104A)

## Dual-Phase, Parallelable, Average-Current-Mode Controllers

Table 1. Component List

| DESIGNATION | QTY | DESCRIPTION |
| :---: | :---: | :--- |
| C1, C2 | 2 | $47 \mu F, 16 \mathrm{~V}$ X5R input-filter capacitors, TDK C5750X5R1C476M |
| C3-C11 | 9 | $22 \mu \mathrm{~F}, 16 \mathrm{~V}$ input-filter capacitors, TDK C4532X5R1C226M |
| C12, C13 | 2 | $0.47 \mu \mathrm{~F}, 16 \mathrm{~V}$ capacitors, TDK C1608X5R1A474K |
| C14, C15 | 2 | $100 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ output-filter capacitors, Murata GRM44-1X5R107K6.3 |
| C16-C24, C33 | 10 | $270 \mu \mathrm{~F}, 2 \mathrm{~V}$ output-filter capacitors, Panasonic EEFUE0D271R |
| C25 | 1 | $4700 \mathrm{pF}, 16 \mathrm{~V}$ X7R capacitor, Vishay-Siliconix VJ0603Y471JXJ |
| C26, C28, C30 | 3 | $470 \mathrm{pF}, 16 \mathrm{~V}$ capacitors, Murata GRM1885C1H471JAB01 |
| C27, C29 | 2 | $0.01 \mu \mathrm{~F}, 50 \mathrm{~V}$ X7R capacitors, Murata GRM188R71H103KA01 |
| C31 | 1 | $4.7 \mu \mathrm{~F}, 16 \mathrm{~V}$ X5R capacitor, Murata GRM40-034X5R475k6.3 |
| C32, C34, C39 | 3 | $0.1 \mu \mathrm{~F}, 16 \mathrm{~V}$ X7R capacitors, Murata GRM188R71C104KA01 |
| D1, D2 | 2 | Schottky diodes, ON Semiconductor MBRS340T3 |
| D3, D4 | 2 | Schottky diodes, ON Semiconductor MBR0520LT1 |
| L1, L2 | 2 | $0.6 \mu \mathrm{H}, 27 \mathrm{~A}$ inductors, Panasonic ETQP1H0R6BFX |
| Q1, Q3 | 2 | Upper power MOSFETs, Vishay-Siliconix Si7860DP |
| Q2, Q4 | 2 | Lower power MOSFETs, Vishay-Siliconix Si7886DP |
| R1 | 1 | $2.2 \Omega \pm 1 \%$ resistor |
| R2, R3 | 4 | Current-sense resistors, use two 2.7m $\Omega$ resistors in parallel, Panasonic ERJM1WSF2M7U |
| R4 | 1 | $7.5 \mathrm{k} \Omega \pm 1 \%$ resistor |
| R5, R6 | 2 | $1 \mathrm{k} \Omega \pm 1 \%$ resistors |
| R7 | 1 | $4.99 \mathrm{k} \Omega \pm 1 \%$ resistor |
| R8, R9 | 2 | $37.4 \mathrm{k} \Omega \pm 1 \%$ resistors |

Table 2. Component Suppliers

| SUPPLIER | PHONE | FAX | WEBSITE |
| :--- | :---: | :---: | :--- |
| Murata | $770-436-1300$ | $770-436-3030$ | www.murata.com |
| ON Semiconductor | $602-244-6600$ | $602-244-3345$ | www.on-semi.com |
| Panasonic | $714-373-7939$ | $714-373-7183$ | www.panasonic.com |
| TDK | $847-803-6100$ | $847-390-4405$ | www.tcs.tdk.com |
| Vishay-Siliconix | $1-800-551-6933$ | $619-474-8920$ | www.vishay.com |

# Dual-Phase, Parallelable, Average-Current-Mode Controllers 

Selecting higher switching frequencies reduces the inductance requirement, but at the cost of lower efficiency. The charge/discharge cycle of the gate and drain capacitances in the switching MOSFETs create switching losses. The situation worsens at higher input voltages, since switching losses are proportional to the square of input voltage. Use 500 kHz per phase for $\mathrm{V}_{\mathrm{IN}}=+5 \mathrm{~V}$ and 250 kHz or less per phase for $\mathrm{V}_{\mathbb{N}} \geq+12 \mathrm{~V}$.
Although lower switching frequencies per phase increase the peak-to-peak inductor ripple current $\left(\Delta I_{L}\right)$, the ripple cancellation in the multiphase topology reduces the RMS ripple current of the input and output capacitors.
Use the following equation to determine the minimum inductance value:

$$
\begin{equation*}
\mathrm{L}_{\text {MIN }}=\frac{\left(\mathrm{V}_{\text {INMAX }}-\mathrm{V}_{\text {OUT }}\right) \times \mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }} \times f_{\text {SW }} \times \Delta I_{\mathrm{L}}} \tag{13}
\end{equation*}
$$

Choose $\Delta l_{L}$ equal to about $40 \%$ of the output current per phase. Since $\Delta I_{L}$ affects the output-ripple voltage, the inductance value may need minor adjustment after choosing the output capacitors for full-rated efficiency.
Choose inductors from the standard high-current, surface-mount inductor series available from various manufacturers. Particular applications may require cus-tom-made inductors. Use high-frequency core material for custom inductors. High $\Delta_{\mathrm{L}}$ causes large peak-to-peak flux excursion increasing the core losses at higher frequencies. The high-frequency operation coupled with high $\Delta l_{L}$, reduces the required minimum inductance and even makes the use of planar inductors possible. The advantages of using planar magnetics include lowprofile design, excellent current-sharing between phases due to the tight control of parasitics, and low cost.
For example, calculate the minimum inductance at $\mathrm{V}_{\text {IN }}(\mathrm{MAX})=+13.2 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=+1.8 \mathrm{~V}, \Delta \mathrm{I}_{\mathrm{L}}=10 \mathrm{~A}$, and $\mathrm{fSw}=$ 250kHz:

$$
\begin{equation*}
\mathrm{L}_{\mathrm{MIN}}=\frac{(13.2-1.8) \times 1.8}{13.2 \times 250 \mathrm{~K} \times 10}=0.6 \mu \mathrm{H} \tag{14}
\end{equation*}
$$

The average-current-mode control feature of the MAX5038A/MAX5041A limits the maximum peak inductor current and prevents the inductor from saturating. Choose an inductor with a saturating current greater than the worst-case peak inductor current.

Use the following equation to determine the worst-case inductor current for each phase:

$$
\begin{equation*}
I_{L_{-}} P E A K=\frac{0.051}{R_{S E N S E}}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2} \tag{15}
\end{equation*}
$$

where RSENSE is the sense resistor in each phase.

## Switching MOSFETs

When choosing a MOSFET for voltage regulators, consider the total gate charge, $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}), \text {, power dissipa- }}$ tion, and package thermal impedance. The product of the MOSFET gate charge and on-resistance is a figure of merit, with a lower number signifying better performance. Choose MOSFETs optimized for high-frequency switching applications.
The average current from the MAX5038A/MAX5041A gate-drive output is proportional to the total capacitance it drives from DH1, DH2, DL1, and DL2. The power dissipated in the MAX5038A/MAX5041A is proportional to the input voltage and the average drive current. See the $V_{I N}$ and $V_{C C}$ section to determine the maximum total gate charge allowed from all the driver outputs combined.
The gate charge and drain capacitance (CV2) loss, the cross-conduction loss in the upper MOSFET due to finite rise/fall time, and the $I^{2} R$ loss due to RMS current in the MOSFET RDS(ON) account for the total losses in the MOSFET. Estimate the power loss (PDMos_) in the high-side and low-side MOSFETs using following equations:

$$
\begin{align*}
& P_{\text {MOS-HI }}=\left(Q_{G} \times V_{D D} \times f_{S W}\right)+ \\
& \left(\frac{V_{I N} \times I_{O U T} \times\left(t_{R}+t_{F}\right) \times f_{S W}}{4}\right)+1.4 R_{D S(O N)} \times I^{2} R M S-H I \tag{16}
\end{align*}
$$

where $Q_{G}, R_{D S(O N)}, t_{R}$, and $t_{F}$ are the upper-switching MOSFET's total gate charge, on-resistance at $+25^{\circ} \mathrm{C}$, rise time, and fall time, respectively:

$$
\begin{equation*}
I_{\text {RMS-HI }}=\sqrt{\left(1^{2}{ }_{D C}+1^{2}{ }_{P K}+l_{\mathrm{DC}} \times l_{\mathrm{PK}}\right) \times \frac{\mathrm{D}}{3}} \tag{17}
\end{equation*}
$$

where $\mathrm{D}=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\mathrm{IN}}, \mathrm{I}_{\mathrm{DC}}=\left(\mathrm{I}_{\text {OUT }}-\Delta \mathrm{I}_{\mathrm{L}}\right) / 2$, and $\mathrm{I}_{\mathrm{PK}}=$ $\left(l_{\text {OUT }}+\Delta \mathrm{L}_{\mathrm{L}}\right) / 2$.

# Dual-Phase, Parallelable, Average-Current-Mode Controllers 

$$
\begin{align*}
& P_{\text {MOS }}-L O=\left(Q_{G} \times V_{D D} \times f_{S W}\right)+ \\
& \left(\frac{2 \times C_{O S S} \times V_{I N}^{2} \times f_{S W}}{3}\right)+1.4 R_{D S(O N)} \times 1^{2}{ }_{R M S}-L O  \tag{18}\\
& I_{\text {RMS-LO }}=\sqrt{\left(1^{2} D C+1^{2} P K+I_{D C} \times I_{P K}\right) \times \frac{(1-D)}{3}} \tag{19}
\end{align*}
$$

where Coss is the MOSFET drain-to-source capacitance.
For example, from the typical specifications in the Applications Information section with $\mathrm{V}_{\text {OUT }}=+1.8 \mathrm{~V}$, the high-side and low-side MOSFET RMS currents are 9.9A and 24.1 A , respectively. Ensure that the thermal impedance of the MOSFET package keeps the junction temperature at least $25^{\circ} \mathrm{C}$ below the absolute maximum rating. Use the following equation to calculate maximum junction temperature:

$$
\begin{equation*}
T_{J}=\operatorname{PD}_{\mathrm{MOS}} \times \theta_{J-A}+\mathrm{T}_{\mathrm{A}} \tag{20}
\end{equation*}
$$

Table 3. Peak-to-Peak Output Ripple Current Calculations

| NO. OF PHASES (N) | DUTY CYCLE <br> (D) (\%) | EQUATION FOR $\triangle$ IP-P |
| :---: | :---: | :---: |
| 2 | < 50 | $\Delta I=\frac{V_{O}(1-2 D)}{L \times f_{S W}}$ |
| 2 | > 50 | $\Delta I=\frac{\left(V_{I N}-V_{\mathrm{O}}\right)(2 \mathrm{D}-1)}{L \times f_{S W}}$ |
| 4 | 0 to 25 | $\Delta I=\frac{V_{O}(1-4 D)}{L \times f_{S W}}$ |
| 4 | 25 to 50 | $\Delta l=\frac{V_{O}(1-2 D)(4 D-1)}{2 \times D \times L \times f_{S W}}$ |
| 4 | > 50 | $\Delta I=\frac{V_{0}(2 D-1)(3-4 D)}{D \times L \times f_{S W}}$ |
| 6 | < 17 | $\Delta I=\frac{V_{\mathrm{O}}(1-6 \mathrm{D})}{\mathrm{L} \times \mathrm{f}_{\mathrm{S}} \mathrm{~W}}$ |

## Input Capacitors

The discontinuous input-current waveform of the buck converter causes large ripple currents in the input capacitor. The switching frequency, peak inductor current, and the allowable peak-to-peak voltage ripple reflected back to the source dictate the capacitance requirement. Increasing the number of phases increases the effective switching frequency and lowers the peak-to-average current ratio, yielding a lower input capacitance requirement.
The input ripple comprises $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta \mathrm{V}_{\text {ESR }}$ (caused by the ESR of the capacitor). Use low-ESR ceramic capacitors with high ripple-current capability at the input. Assume the contributions from the ESR and capacitor discharge are equal to $30 \%$ and $70 \%$, respectively. Calculate the input capacitance and ESR required for a specified ripple using the following equations:

$$
\begin{gather*}
\operatorname{ESR}_{\text {IN }}=\frac{\left(\Delta V_{E S R}\right)}{\left(\frac{\mathrm{IOUT}^{N}}{\mathrm{~N}}+\frac{\Delta \mathrm{L}_{\mathrm{L}}}{2}\right)}  \tag{21}\\
\mathrm{C}_{\text {IN }}=\frac{\frac{\mathrm{IOUT}}{\mathrm{~N}} \times \mathrm{D}(1-\mathrm{D})}{\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{f}_{\mathrm{SW}}} \tag{22}
\end{gather*}
$$

where lout is the total output current of the multiphase converter and N is the number of phases.
For example, at $\mathrm{V}_{\text {Out }}=+1.8 \mathrm{~V}$, the ESR and input capacitance are calculated for the input peak-to-peak ripple of 100 mV or less yielding an ESR and capacitance value of $1 \mathrm{~m} \Omega$ and $200 \mu \mathrm{~F}$.

## Output Capacitors

The worst-case peak-to-peak and capacitor RMS ripple current, the allowable peak-to-peak output ripple voltage, and the maximum deviation of the output voltage during step loads determine the capacitance and the ESR requirements for the output capacitors.
In multiphase converter design, the ripple currents from the individual phases cancel each other and lower the ripple current. The degree of ripple cancellation depends on the operating duty cycle and the number of phases. Choose the right equation from Table 3 to calculate the peak-to-peak output ripple for a given duty cycle of two-, four-, and six-phase converters. The maximum ripple cancellation occurs when $N_{\text {PH }}=\mathrm{K} / \mathrm{D}$.

# Dual-Phase, Parallelable, Average-Current-Mode Controllers 

The allowable deviation of the output voltage during the fast transient load dictates the output capacitance and ESR. The output capacitors supply the load step until the controller responds with a greater duty cycle. The response time (trESPONSE) depends on the closed-loop bandwidth of the converter. The resistive drop across the capacitor ESR and capacitor discharge causes a voltage drop during a step load. Use a combination of SP polymer and ceramic capacitors for better transient load and ripple/noise performance.
Keep the maximum output voltage deviation less than or equal to the adaptive voltage-positioning window ( $\Delta \mathrm{V}_{\text {OUT }}$ ). Assume $50 \%$ contribution each from the output capacitance discharge and the ESR drop. Use the following equations to calculate the required ESR and capacitance value:

$$
\begin{gather*}
E S R_{\text {OUT }}=\frac{\Delta \mathrm{V}_{\mathrm{ESR}}}{\mathrm{I}_{\text {STEP }}}  \tag{23}\\
\mathrm{C}_{\text {OUT }}=\frac{\mathrm{I}_{\text {STEP }} \times \mathrm{t}_{\text {RESPONSE }}}{\Delta \mathrm{V}_{\mathrm{Q}}} \tag{24}
\end{gather*}
$$

where Istep is the load step and tresponse is the response time of the controller. Controller response time depends on the control-loop bandwidth.

## Current Limit

The average-current-mode control technique of the MAX5038A/MAX5041A accurately limits the maximum output current per phase. The MAX5038A/MAX5041A sense the voltage across the sense resistor and limit the peak inductor current (IL-PK) accordingly. The ON cycle terminates when the current-sense voltage reaches 45 mV (min). Use the following equation to calculate maximum current-sense resistor value:

$$
\begin{align*}
& R_{\text {SENSE }}=\frac{0.045}{\frac{I_{O U T}}{\mathrm{~N}}}  \tag{25}\\
& \mathrm{PD}_{\mathrm{R}}=\frac{2.5 \times 10^{-3}}{R_{\text {SENSE }}} \tag{26}
\end{align*}
$$

where $P D_{R}$ is the power dissipation in sense resistors. Select 5\% lower value of RSENSE to compensate for any parasitics associated with the PC board. Also, select a noninductive resistor with the appropriate wattage rating.

## Reverse Current Limit

The MAX5038A/MAX5041A limit the reverse current in the case that $V_{B u s}$ is higher than the preset output voltage setting.
Calculate the maximum reverse current based on $V_{C L R}$, the reverse current-limit threshold, and the currentsense resistor:

$$
\begin{equation*}
I_{\text {REVERSE }}=\frac{2 \times V_{\text {CLR }}}{R_{\text {SENSE }}} \tag{27}
\end{equation*}
$$

## Compensation

The main control loop consists of an inner current loop and an outer voltage loop. The MAX5038A/MAX5041A use an average-current-mode control scheme to regulate the output voltage (Figures 3a and 3b). IPHASE1 and $I_{\text {PHASE2 }}$ are the inner average current loops. The VEA output provides the controlling voltage for these current sources. The inner current loop absorbs the inductor pole reducing the order of the outer voltage loop to that of a single-pole system.
A resistive feedback network around the VEA provides the best possible response, since there are no capacitors to charge and discharge during large-signal excursions, $R_{F}$ and RIN determine the VEA gain. Use the following equation to calculate the value for $\mathrm{R}_{\mathrm{F}}$ :

$$
\begin{gather*}
R_{F}=\frac{l_{\text {OUT }} \times R_{I N}}{N \times G_{C} \times \Delta V_{O U T}}  \tag{28}\\
G_{C}=\frac{0.05}{R_{S}} \tag{29}
\end{gather*}
$$

where $\mathrm{G}_{\mathrm{c}}$ is the current-loop transconductance and N is the number of phases.
When designing the current-control loop ensure that the inductor downslope (when it becomes an upslope at the CEA output) does not exceed the ramp slope. This is a necessary condition to avoid subharmonic oscillations similar to those in peak-current-mode control with insufficient slope compensation. Use the following equation to calculate the resistor $\mathrm{R}_{\mathrm{CF}}$ :

$$
\begin{equation*}
R_{C F} \leq \frac{2 \times f_{\text {SW }} \times L \times 10^{2}}{V_{\text {OUT }} \times R_{\text {SENSE }}} \tag{30}
\end{equation*}
$$

For example, the maximum $R_{C F}$ is $12 \mathrm{k} \Omega$ for $R_{\text {SENSE }}=$ $1.35 \mathrm{~m} \Omega$.

## Dual-Phase, Parallelable, Average-Current-Mode Controllers

$C_{C F}$ provides a low-frequency pole while $R_{\text {CF }}$ provides a midband zero. Place a zero ( fz ) to obtain a phase bump at the crossover frequency. Place a high-frequency pole $\left(f_{p}\right)$ at least a decade away from the crossover frequency to reduce the influence of the switching noise and achieve maximum phase margin. Use the following equations to calculate $\mathrm{C}_{\text {CF }}$ and $\mathrm{C}_{\text {CFF: }}$ :

$$
\begin{align*}
& \mathrm{C}_{\mathrm{CF}}=\frac{1}{2 \times \pi \times \mathrm{f}_{\mathrm{Z}} \times \mathrm{R}_{\mathrm{CF}}}  \tag{31}\\
& \mathrm{C}_{\mathrm{CFF}}=\frac{1}{2 \times \pi \times \mathrm{fp}_{\mathrm{p}} \times \mathrm{R}_{\mathrm{CF}}} \tag{32}
\end{align*}
$$

## PC Board Layout

Use the following guidelines to lay out the switching voltage regulator:

1) Place the $V_{I N}$ and $V_{C c}$ bypass capacitors close to the MAX5038A/MAX5041A.
2) Minimize the area and length of the high-current loops from the input capacitor, upper switching MOSFET, inductor, and output capacitor back to the input capacitor negative terminal.
3) Keep short the current loop formed by the lower switching MOSFET, inductor, and output capacitor.
4) Place the Schottky diodes close to the lower MOSFETs and on the same side of the PC board.
5) Keep the SGND and PGND isolated and connect them at one single point close to the negative terminal of the input filter capacitor.
6) Run the current-sense lines CS+ and CS- very close to each other to minimize the loop area. Similarly, run the remote voltage sense lines SENSE+ and SENSE- close to each other. Do not cross these critical signal lines through power circuitry. Sense the current right at the pads of the current-sense resistors.
7) Avoid long traces between the $V_{c c}$ bypass capacitors, driver output of the MAX5038A/MAX5041A, MOSFET gates, and PGND. Minimize the loop formed by the $\mathrm{V}_{\mathrm{Cc}}$ bypass capacitors, bootstrap diode, bootstrap capacitor, MAX5038A/MAX5041A, and upper MOSFET gate.
8) Place the bank of output capacitors close to the load.
 board for proper heat dissipation.
9) Provide enough copper area at and around the switching MOSFETs, inductor, and sense resistors to aid in thermal dissipation.
10) Use $4 o z$ copper to keep the trace inductance and resistance to a minimum. Thin copper PC boards can compromise efficiency since high currents are involved in the application. Also, thicker copper conducts heat more effectively, thereby reducing thermal impedance.

## Chip Information

TRANSISTOR COUNT: 5431
PROCESS: BiCMOS

