## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# 5 V，Low－Power，Voltage－Output， Serial 10－Bit DACs 


#### Abstract

General Description The MAX504／MAX515 are low－power，voltage－output， 10－bit digital－to－analog converters（DACs）specified for single +5 V power－supply operation．The MAX504 can also be operated with $\pm 5 \mathrm{~V}$ supplies．The MAX515 draws only $140 \mu \mathrm{~A}$ ，and the MAX504（with internal refer－ ence）draws only $260 \mu \mathrm{~A}$ ．The MAX515 comes in 8 －pin DIP and SO packages，while the MAX504 comes in 14－ pin DIP and SO packages．Both parts have been trimmed for offset voltage，gain，and linearity，so no fur－ ther adjustment is necessary． The MAX515＇s buffer is fixed at a gain of 2．The MAX504＇s internal op amp may be configured for a gain of 1 or 2 ，as well as for unipolar or bipolar output voltages．The MAX504 can also be used as a four－quadrant multiplier without external resistors or op amps． For parallel data inputs，see the MAX503 data sheet． For a hardware and software compatible 12－bit upgrade，refer to the MAX531／MAX538／MAX539 data sheet．


## Applications

Battery－Powered Test Instruments
Digital Offset and Gain Adjustment
Battery－Operated／Remote Industrial Controls
Machine and Motion Control Devices
Cellular Telephones
Functional Diagram


Features
－Operate from Single +5 V Supply
－Buffered Voltage Output
－Internal 2．048V Reference（MAX504）
－140 1 A Supply Current（MAX515）
－ $\operatorname{INL}= \pm 1 / 2 L S B$（max）
－Guaranteed Monotonic Over Temperature
－Flexible Output Ranges：
OV to VDD（MAX504／MAX515）
Vss to VDD（MAX504）
－8－Pin SO／DIP（MAX515）
－Power－On Reset
－Serial Data Output for Daisy－Chaining
Ordering Information

| PART | TEMP．RANGE | PIN－PACKAGE |
| :--- | :---: | :--- |
| MAX504CPD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 Plastic DIP |
| MAX504CSD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 SO |
| MAX504EPD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 Plastic DIP |
| MAX504ESD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 SO |
| MAX515CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX515CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX515EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX515ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |

Refer to the MAX531／MAX538／MAX539 data sheet for military tem－ perature or die equivalents．

Pin Configurations

TOP VIEW


MAX504 appears at end of data sheet．

## 5 V, Low-Power, Voltage-Output Serial 10-Bit DACs

## ABSOLUTE MAXIMUM RATINGS



Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
8 -Pin Plastic DIP (derate $9.09 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots . . .727 \mathrm{~mW}$
8 -Pin SO (derate $5.88 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).................. 471 mW
14-Pin Plastic DIP (derate $10.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ..... 800 mW
14-Pin SO (derate $8.33 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )................ 667 mW Operating Temperature Ranges MAX5 C ........ MAX5_E .. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\qquad$
Storage Temperature Range .................................... $65^{\circ} \mathrm{C}$ to $+165^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10sec)
Continuous Current, Any Pin...............................-20mA, +20 mA

Note 1: The output may be shorted to $V_{D D}$, $V_{S S}$, or AGND if the package power dissipation limit is not exceeded.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Single +5V Supply

$(\mathrm{VDD}=5 \mathrm{~V}, \mathrm{~V} S=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \operatorname{REFIN}=2.048 \mathrm{~V}$ (external), RFB $=\mathrm{BIPOFF}=\mathrm{VOUT}$ (MAX504), CREFOUT $=33 \mu \mathrm{~F}$ (MAX504), $R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)


## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs

## ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

$\left(\mathrm{VDD}=5 \mathrm{~V}, \mathrm{~V} S=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\right.$, REFIN $=2.048 \mathrm{~V}$ (external), RFB $=\mathrm{BIPOFF}=\mathrm{VOUT}$ (MAX504), $\mathrm{C}_{\text {REFOUT }}=33 \mu \mathrm{~F}$ (MAX504), $R_{L}=10 k \Omega, C_{L}=100 \mathrm{pF}, T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE OUTPUT (REFOUT-MAX504 Only) |  |  |  |  |  |  |  |
| Reference Output Voltage |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2.024 | 2.048 | 2.072 | V |
|  |  | MAX504C |  | 2.015 |  | 2.081 |  |
|  |  | MAX504E |  | 2.011 |  | 2.085 |  |
| Temperature Coefficient | TCrefout |  |  | 30 |  |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Resistance | Rrefout | (Note 4) |  |  | 0.5 | 2 | $\Omega$ |
| Power-Supply Rejection Ratio | PSRR | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 200 |  |  | $\mu \mathrm{V} / \mathrm{V}$ |
| Noise Voltage | en | 0.1 Hz to 10 kHz |  | 400 |  |  | $\mu \mathrm{Vp}-\mathrm{p}$ |
| Required External Capacitor | Crefout |  |  | 3.3 |  |  | $\mu \mathrm{F}$ |
| DIGITAL INPUTS (DIN, SCLK, $\overline{\mathbf{C S}}, \overline{\text { CLR }}$ ) |  |  |  |  |  |  |  |
| Input High | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.4 |  |  | V |
| Input Low | VIL |  |  |  |  | 0.8 | V |
| Input Current | IIN | $\mathrm{VIN}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  |  |  | 8 |  | pF |
| DIGITAL OUTPUT (DOUT) |  |  |  |  |  |  |  |
| Output High | V OH | ISOURCE $=2 \mathrm{~mA}$ |  | VDD - 1 |  |  | V |
| Output Low | VOL | ISINK $=2 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |
| Voltage-Output Slew Rate | SR | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.15 | 0.25 |  | V/ $\mu \mathrm{s}$ |
| Voltage-Output Settling Time |  | To $\pm 1 / 2 \mathrm{LSB}, \mathrm{VOUT}=2 \mathrm{~V}$ |  |  | 25 |  | $\mu \mathrm{s}$ |
| Digital Feedthrough |  | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{DIN}=100 \mathrm{kHz}$ |  |  | 5 |  | nV -s |
| Signal-to-Noise Plus Distortion | SINAD | $\begin{aligned} & \text { REFIN }=1 \mathrm{kHz}, 2 \mathrm{Vp}-\mathrm{p}(\mathrm{G}=1 \text { or } 2) \text {, } \\ & \text { code }=1111 \ldots \end{aligned}$ |  |  | 68 |  | dB |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Positive Supply Voltage | VDD |  |  | 4.5 |  | 5.5 | V |
| Power-Supply Current | IDD | All inputs $=0 \mathrm{~V}$ or VDD , output $=$ no load | $\begin{aligned} & \hline \text { MAX504 } \\ & \hline \text { MAX515 } \end{aligned}$ |  |  | 400 | $\mu \mathrm{A}$ |
| SWITCHING CHARACTERISTICS (Note 5) |  |  |  |  |  |  |  |
| $\overline{\overline{C S}}$ Setup Time | tcss |  |  | 20 |  |  | ns |
| SCLK Fall to $\overline{C S}$ Fall Hold Time | tCSH0 |  |  | 15 |  |  | ns |
| SCLK Fall to $\overline{\mathrm{CS}}$ Rise Hold Time | tcSH1 |  |  | 0 |  |  | ns |
| SCLK High Width | tch |  |  | 35 |  |  | ns |
| SCLK Low Width | tCL |  |  | 35 |  |  | ns |
| DIN Setup Time | tDS |  |  | 45 |  |  | ns |
| DIN Hold Time | tDH |  |  | 0 |  |  | ns |
| DOUT Valid Propagation Delay | tDO | $C_{L}=50 \mathrm{pF}$ |  |  |  | 80 | ns |
| $\overline{\mathrm{CS}}$ High Pulse Width | tcsw |  |  | 20 |  |  | ns |
| $\overline{\text { CLR Pulse Width }}$ | tCLR |  |  | 25 |  |  | ns |
| $\overline{\text { CS }}$ Rise to SCLK Rise Setup Time | tCS1 |  |  | 50 |  |  | ns |

## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs

## ELECTRICAL CHARACTERISTICS—Dual $\pm 5 \mathrm{~V}$ Supplies (MAX504 Only)

$\left(V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{REFIN}=2.048 \mathrm{~V}\right.$ (external), RFB $=\mathrm{BIPOFF}=\mathrm{VOUT}, \mathrm{C}_{\text {REFOUT }}=33 \mu \mathrm{~F}, \mathrm{RL}=10 \mathrm{k} \Omega$,
$C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | N |  | 10 |  |  | Bits |
| Relative Accuracy | INL |  |  |  | $\pm 0.5$ | LSB |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  |  | $\pm 1$ | LSB |
| Bipolar Offset Error | Vos | BIPOFF = REFIN |  |  | $\pm 3$ | LSB |
| Bipolar Offset Tempco | TCVOS | BIPOFF = REFIN |  | 3 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Offset-Error Power-Supply Rejection Ratio | PSRR | $4.5 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V},-5.5 \mathrm{~V} \leq \mathrm{VSS} \leq-4.5 \mathrm{~V}$ |  | 0.1 |  | LSB/V |
| Gain Error (Unipolar or Bipolar) | GE |  |  |  | $\pm 1$ | LSB |
| Gain-Error Tempco |  |  |  | 1 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Gain-Error Power-Supply Rejection Ratio | PSRR | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V},-5.5 \mathrm{~V} \leq \mathrm{V}_{\text {SS }} \leq-4.5 \mathrm{~V}$ |  | 0.1 |  | LSB/V |

## REFERENCE INPUT (REFIN)

| Voltage Range |  |  | VSS +2 | VDD -2 | V |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Resistance |  | Code dependent, minimum at code 0101.. | 40 |  | $\mathrm{k} \Omega$ |  |  |  |
| Input Capacitance |  | Code dependent (Note 3) | 10 | 50 | pF |  |  |  |
| AC Feedthrough | REFIN $=1 \mathrm{kHz}, 2.0 \mathrm{Vp}-\mathrm{p}$ | -80 |  |  |  |  |  | dB |

REFERENCE OUTPUT (REFOUT—MAX504 Only)

| Reference Output Voltage |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 2.024 | 2.048 | 2.072 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MAX504C | 2.015 |  | 2.081 |  |
|  |  | MAX504E | 2.011 |  | 2.085 |  |
| Temperature Coefficient | TCREFOUT |  |  | 30 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Resistance | Rrefout | (Note 4) |  | 0.5 | 2 | $\Omega$ |
| Power-Supply Rejection Ratio | PSRR | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 200 |  | $\mu \mathrm{V} / \mathrm{V}$ |
| Noise Voltage | $\mathrm{e}_{\mathrm{n}}$ | 0.1 Hz to 10 kHz |  | 400 |  | $\mu \mathrm{Vp}$-p |
| Required External Capacitor | Crefout |  | 3.3 |  |  | $\mu \mathrm{F}$ |

DIGITAL INPUTS (DIN, SCLK, $\overline{\mathbf{C S}})$

| Input High | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.4 | V |
| :---: | :---: | :---: | :---: | :---: |
| Input Low | VIL |  | 0.8 | V |
| Input Current | In | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  | 8 | pF |
| DIGITAL OUTPUT (DOUT) |  |  |  |  |
| Output High | V OH | ISOURCE $=2 \mathrm{~mA}$ | VDD-1 | V |
| Output Low | VOL | ISINK $=2 \mathrm{~mA}$ | 0.4 | V |

## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs

## ELECTRICAL CHARACTERISTICS—Dual $\pm 5 \mathrm{~V}$ Supplies (MAX504 Only) (continued)

$\left(V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{REFIN}=2.048 \mathrm{~V}\right.$ (external), RFB = BIPOFF = VOUT, CREFOUT $=33 \mu \mathrm{~F}, \mathrm{RL}=10 \mathrm{k} \Omega$, $C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOLTAGE OUTPUT (VOUT) |  |  |  |  |  |  |
| Output Voltage Range |  | ( $\mathrm{G}=1$ ) | VSS +2 |  | VDD -2 | V |
|  |  | ( $\mathrm{G}=2$ ) | VSS +0.4 |  | VDD - 0.4 |  |
| Output Load Regulation |  | VOUT $=2 \mathrm{~V}, \mathrm{RL}=2 \mathrm{k} \Omega$ |  |  | 0.5 | LSB |
| Short-Circuit Current | Isc |  |  | 12 |  | mA |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| Voltage-Output Slew Rate | SR |  | 0.15 | 0.25 |  | V/ $/ \mathrm{s}$ |
| Voltage-Output Settling Time |  | To $\pm 1 / 2 \mathrm{LSB}, \mathrm{VOUT}=2 \mathrm{~V}$ |  | 16 |  | $\mu \mathrm{s}$ |
| Digital Feedthrough |  | Step all 0s to all 1s |  | 5 |  | nV -s |
| Signal-to-Noise Plus Distortion | SINAD | REFIN $=1 \mathrm{kHz}$, 2Vp-p ( $\mathrm{G}=1$ ) |  | 68 |  | dB |
|  |  | REFIN $=1 \mathrm{kHz}, 2 \mathrm{Vp}-\mathrm{p}(\mathrm{G}=2)$ |  | 68 |  |  |

## POWER SUPPLY

| Positive Supply Voltage | VDD |  | 4.5 | 5.5 | V |
| :--- | :---: | :--- | :--- | :---: | :---: |
| Negative Supply Voltage | VSS |  | -5.5 | 0 | V |
| Positive Supply Current | IDD | All inputs $=0 \mathrm{~V}$ or VDD, no load $^{260}$ | 400 | $\mu \mathrm{~A}$ |  |
| Negative Supply Current | ISS | All inputs $=0 \mathrm{~V}$ or VDD, no load | -120 | -200 | $\mu \mathrm{~A}$ |

## SWITCHING CHARACTERISTICS

| $\overline{\text { CS Setup Time }}$ | tCSS |  | 20 | ns |
| :--- | :---: | :--- | :---: | :---: |
| SCLK Fall to $\overline{\mathrm{CS}}$ Fall Hold Time | tcSH0 |  | 15 | ns |
| SCLK Fall to $\overline{\mathrm{CS}}$ Rise Hold Time | tCSH1 |  | 0 | ns |
| SCLK High Width | tCH |  | 35 | ns |
| SCLK Low Width | tcL |  | 35 | ns |
| DIN Setup Time | tDS |  | 45 | ns |
| DIN Hold Time | tDH |  | 0 | ns |
| DOUT Valid Propagation Delay | tDO | CL $=50 \mathrm{pF}$ |  | ns |
| $\overline{\text { CS High Pulse Width }}$ | tCSW |  | 20 | 80 |
| $\overline{\text { CLR Pulse Width }}$ | tCLR |  | 25 | ns |
| $\overline{\text { CS Rise to SCLK Rise Setup Time }}$ | tcS1 |  | 50 | ns |

Note 2: In single-supply operation, INL and GE calculated from Code 3 to Code 1023.
Note 3: Guaranteed by design.
Note 4: Tested at lout $=100 \mu \mathrm{~A}$. The reference can typically source up to 5 mA (see Typical Operating Characteristics).
Note 5: The timing characteristics limits for the MAX515 are guaranteed by design.

## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs

```
(VDD = +5V, VREFIN = 2.048V, TA = +25 ' C, unless otherwise noted.)
```




MAX504
AMPLIFIER SIGNAL-TO-NOISE RATIO


OUTPUT SOURCE CAPABILITY vs. OUTPUT PULL-UP VOLTAGE

SUPPLY CURRENT vs. TEM PERATURE


MAX504
GAIN AND PHASE vs. FREQUENCY



MAX504
GAIN vs. FREQUENCY


MAX504 REFERENCE OUTPUT VOLTAGE vs. REFERENCE LOAD CURRENT


## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs

## Typical Operating Characteristics (continued)

$\left(\mathrm{VDD}=+5 \mathrm{~V}, \mathrm{~V}\right.$ REFIN $=2.048 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## $\overline{\mathrm{CS}}=\mathrm{HIGH}$

A: DIN = 4Vp-p, 100kHz
B: VOUT, $10 \mathrm{mV} / \mathrm{div}$


A: CS RISING EDGE, 5V/div
B: VOUT, NO LOAD, 1V/div
DUAL SUPPLY $\pm 5 \mathrm{~V}$
BIPOLAR CONFIGURATION
$\mathrm{V}_{\text {REFIN }}=2 \mathrm{~V}$

POSITIVE SETTLING TIME (MAX504)


A: $\overline{C S}$ RISING EDGE, $5 \mathrm{~V} /$ div
B: VOUT, NO LOAD, 1V/div
DUAL SUPPLY $\pm 5 \mathrm{~V}$
BIPOLAR CONFIGURATION
$V_{\text {REFIN }}=2 \mathrm{~V}$

## 5 V, Low-Power, Voltage-Output Serial 10-Bit DACs

| Pin Description |  |  |  |
| :---: | :---: | :---: | :---: |
| PIN |  | NAME | FUNCTION |
| MAX504 | MAX515 |  |  |
| 1 | - | BIPOFF | Bipolar offset/gain resistor |
| 2 | 1 | DIN | Serial data input |
| 3 | - | $\overline{\mathrm{CLR}}$ | Clear. Asynchronously sets DAC register to all Os. |
| 4 | 2 | SCLK | Serial clock input |
| 5 | 3 | $\overline{\mathrm{CS}}$ | Chip select, active low |
| 6 | 4 | DOUT | Serial data output for daisy-chaining |
| 7 | - | DGND | Digital ground |
| 8 | 5 | AGND | Analog ground |
| 9 | 6 | REFIN | Reference input |
| 10 | - | REFOUT | Reference output, 2.048 V . Connect to VDD if not used. |
| 11 | - | VSS | Negative power supply |
| 12 | 7 | VOUT | DAC output |
| 13 | 8 | VDD | Positive power supply |
| 14 | - | RFB | Feedback resistor |

## Detailed Description <br> General DAC Discussion

The MAX504/MAX515 use an "inverted" R-2R ladder network with a single-supply CMOS op amp to convert 10-bit digital data to analog voltage levels (see Functional Diagram). The term "inverted" describes the ladder network because the REFIN pin in current-output DACs is the summing junction, or virtual ground, of an op amp. However, such use would result in the output voltage being the inverse of the reference voltage. The MAX504/MAX515's topology makes the output the same polarity as the reference input.
An internal reset circuit forces the DAC register to reset to all Os on power-up. Additionally, a clear ( $\overline{C L R}$ ) pin, when held low, sets the DAC register to all Os. CLR operates asynchronously and independently from the chip select ( $\overline{\mathrm{CS}})$ pin.

Buffer Amplifier
The output buffer is a unity-gain stable, rail-to-rail output, BiCMOS op amp. Input offset voltage and CMRR are trimmed to achieve better than 10-bit performance. Settling time is $25 \mu \mathrm{~s}$ to $0.01 \%$ of final value. The output is short-circuit protected and can drive a $2 k \Omega$ load with more than 100pF load capacitance.


Figure 1. Timing Diagram

# 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs 



Figure 2. Reference Noise vs. Frequency

## Internal Reference (MAX504 only)

The on-chip reference is laser trimmed to generate 2.048 V at REFOUT. The output stage can source and sink current so REFOUT can settle to the correct voltage quickly in response to code-dependent loading changes. Typically, source current is 5 mA and sink current is $100 \mu \mathrm{~A}$.
REFOUT connects the internal reference to the R-2R DAC ladder at REFIN. The R-2R ladder draws $50 \mu \mathrm{~A}$ maximum load current. If any other connection is made to REFOUT, ensure that the total load current is less than $100 \mu \mathrm{~A}$ to avoid gain errors.
For applications requiring very low-noise performance, connect a $33 \mu \mathrm{~F}$ capacitor from REFOUT to AGND. If noise is not a concern, a lower value ( $3.3 \mu \mathrm{~F} \mathrm{~min}$ ) capacitor may be used. To reduce noise further, insert a buffered RC filter between REFOUT and REFIN (Figure 2). The reference bypass capacitor CREFOUT is still required for reference stability. In applications not requiring the reference, connect REFOUT to VDD (to save power and to eliminate the need for CREFOUT) or use the MAX515 (no internal reference).

## External Reference

An external reference in the range ( $\mathrm{V}_{S S}+2 \mathrm{~V}$ ) to (VDD - 2 V ) may be used with the MAX504 in dual-supply operation. With the MAX515 or the MAX504 in single-supply use, the reference must be positive and may not exceed VDD - 2 V . The reference voltage determines the DAC's full-scale output. The DAC input resistance is code dependent and is minimum ( $40 \mathrm{k} \Omega$ ) at code 0101... and virtually infinite at
code $0000 . .$. REFIN's input capacitance is also code dependent and has a 50 pF maximum value at several codes.
If an upgrade to the internal reference is required, the 2.5 V MAX873A is suitable: $\pm 15 \mathrm{mV}$ initial accuracy, TCVOUT $=$ $7 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (max).

## Logic Interface

The MAX504/MAX515 logic inputs are designed to be compatible with TTL or CMOS logic levels. However, to achieve the lowest power dissipation, drive the digital inputs with rail-to-rail CMOS logic. With TTL logic levels, the power requirement increases by a factor of approximately 2.

## Serial Clock and Update Rate

Figure 1 shows the MAX504/MAX515 timing. The maximum serial clock rate is given by $1 /(\mathrm{tcH}+\mathrm{tCL})$, approximately 14 MHz . The digital update rate is limited by the chip-select period, which is $16 \times(\mathrm{tcH}+\mathrm{tcL})+\mathrm{tcSW}$. This equals a $1.14 \mu \mathrm{~s}$, or 877 kHz , update rate. However, the DAC settling time to 10 bits is $25 \mu \mathrm{~s}$, which may limit the update rate to 40 kHz for full-scale step transitions.

## Applications Information

Refer to Figures 3a and 3b for typical operating connections.

## Serial Interface

The MAX504/MAX515 use a three-wire serial interface that is compatible with $\mathrm{SPI}^{T M}, \mathrm{QSPI}^{T M}(\mathrm{CPOL}=\mathrm{CPHA}=0)$, and Microwire ${ }^{\text {TM }}$ standards as shown in Figures 4 and 5. The DAC is programmed by writing two 8 -bit words (see Figure 1 and the Functional Diagram). 16 bits of serial data are clocked into the DAC in the following order: 4 fill (dummy) bits, 10 data bits, and 2 sub-LSB 0s. The 4 dummy bits are not normally needed, and are required only when DACs are daisy chained. The 2 sub-LSB 0s, however, are always needed, and allow hardware and software compatibility with the 12-bit MAX531/MAX538/MAX539. Transitions at $\overline{\mathrm{CS}}$ should occur while SCLK is low. Data is clocked in on SCLK's rising edge while $\overline{\mathrm{CS}}$ is low. The serial input data is held in a 16-bit serial shift register. On $\overline{\mathrm{CS}}$ 's rising edge, the 10 data-bits are transferred to the DAC register and update the DAC. With $\overline{\mathrm{CS}}$ high, data cannot be clocked into the MAX504/MAX514.
The MAX504/MAX515 inputs data in 16-bit blocks. The SPI and Microwire interfaces output data in 8-bit blocks, thereby requiring two write cycles to input data to the DAC. The QSPI interface allows variable data input from 8 to 16 bits, and can be loaded into the DAC in one write cycle.

## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs

## MAX504/MAX515



Figure 3a. MAX504 Typical Operating Circuit

## Daisy-Chaining Devices

The serial output, DOUT, allows cascading of two or more DACs. The data at DIN appears at DOUT, delayed by 16 clock cycles plus one clock width. For low power, DOUT is a CMOS output that does not require an external pull-up resistor. DOUT does not go into a high-impedance state when $\overline{\mathrm{CS}}$ is high. DOUT changes on SCLK's falling edge when $\overline{C S}$ is low. When $\overline{C S}$ is high, DOUT remains in the state of the last data bit.
Any number of MAX504/MAX515 DACs can be daisychained by connecting the DOUT of one device to the DIN of the next device in the chain. For proper timing, ensure that tCL (SCLK low) is greater than tDO + tDS.

## Unipolar Configuration

The MAX504 is configured for a gain of 1 ( 0 V to VREFIN unipolar output) by connecting BIPOFF and RFB to VOUT (Figure 6). The converter operates from either single or dual supplies in this configuration. See Table 1 for the DAC-latch contents (input) vs. the analog VOUT (output). In this range, 1LSB $=$ VREFIN $\left(2^{-10}\right)$, where VREF is the voltage on REFIN.
A gain of 2 ( 0 V to $2 \mathrm{~V}_{\text {REFIN }}$ unipolar output) is set up by connecting BIPOFF to AGND and RFB to VOUT (Figure 7). Table 2 shows the DAC-latch contents vs. VOUT. The MAX504 operates from either single or dual supplies in this mode. In this range,

$$
1 \text { LSB }=(2)\left(V_{\text {REFIN }}\right)\left(2^{-10}\right)=\left(V_{\text {REFIN }}\right)\left(2^{-9}\right) .
$$

The MAX515 is internally configured for unipolar gain of 2 operation.


Figure 3b. MAX515 Typical Operating Circuit
Bipolar Configuration
A bipolar range is set up by connecting BIPOFF to REFIN and RFB to VOUT, and operating from dual $( \pm 5 \mathrm{~V})$ supplies (Figure 8). Table 3 shows the DAC-latch contents (input) vs. VOUT (output). In this range, 1 LSB $=\operatorname{VREFIN}\left(2^{-9}\right)$.

## Four-Quadrant Multiplication

The MAX504 can be used as a four-quadrant multiplier by connecting BIPOFF to REFIN and RFB to VOUT, and using (1) an offset binary digital code, (2) bipolar power supplies, and (3) a bipolar analog input at REFIN within the range $V_{S S}+2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$, as shown in Figure 9.
In general, a 10-bit DAC's output is (D)(VREFIN)(G), where " $G$ " is the gain ( 1 or 2 ) and " $D$ " is the binary representation of the digital input divided by $2^{10}$ or 1,024 . This formula is precise for unipolar operation. However, for bipolar, offset binary operation, the MSB is really a polarity bit. No resolution is lost because the number of steps is the same. The output voltage, however, has been shifted from a range of, for example, 0 V to 4.096 V $(\mathrm{G}=2)$ to a range of -2.048 V to +2.048 V .
Keep in mind that when using the DAC as a four-quadrant multiplier, the scale is skewed. Negative full scale is -VREFIN, while positive full scale is + VREFIN - 1LSB.

## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs



Figure 4. Microwire Connection


Figure 6. Unipolar Configuration (OV to +2.048 V Output)
Table 1. Unipolar Binary Code Table (OV to VREfin Output), Gain =1

| INPUT* | OUTPUT |  |  |
| :---: | :---: | :---: | :---: |
| 1111 | 1111 | $11(00)$ | $\left(V_{\text {REFIN }} \frac{1023}{1024}\right.$ |
| 1000 | 0000 | $01(00)$ | $\left(V_{\text {REFFIN }} \frac{513}{1024}\right.$ |
| 1000 | 0000 | $00(00)$ | $\left(V_{\text {REFIN }}\right) \frac{512}{1024}=+V_{\text {REFIN }} / 2$ |
| 0111 | 1111 | $11(00)$ | $\left(V_{\text {REFIN }} \frac{511}{1024}\right.$ |
| 0000 | 0000 | $01(00)$ | $\left(V_{\text {REFIN }}\right) \frac{1}{1024}$ |
| 0000 | 0000 | $00(00)$ | $0 V$ |

[^0]

THE DOUT-MISO CONNECTION IS NOT REQUIRED FOR WRITING TO THE MAX504/MAX515, BUT MAY BE USED FOR VERIFYING DATA TRANSFER .

Figure 5. SPI/QSPI Connection


Figure 7. Unipolar Configuration (OV to +4.096 V Output)
Table 2. Unipolar Binary Code Table ( 0 V to $2 \mathrm{~V}_{\text {REFIN }}$ Output), Gain = 2

| INPUT* |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| 1111 | 1111 | 11(00) | $+2\left(V_{\text {REFIN }}\right) \frac{1023}{1024}$ |
| 1000 | 0000 | 01(00) | $+2\left(\mathrm{~V}_{\text {REFIN }}\right) \frac{513}{1024}$ |
| 1000 | 0000 | 00(00) | $+2\left(V_{\text {REFIN }}\right) \frac{512}{1024}=+V_{\text {REFIN }}$ |
| 0111 | 1111 | 11(00) | $+2\left(V_{\text {REFIN }}\right) \frac{511}{1024}$ |
| 0000 | 0000 | 01(00) | $+2\left(V_{\text {REFIN }}\right) \frac{1}{1024}$ |
| 0000 | 0000 | 00(00) | OV |

* Write 10-bit data words with two sub-LSB Os because the DAC input latch is 12 bits wide.


## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs

MAX504/MAX515


Figure 8. Bipolar Configuration (-2.048V to +2.048 V Output)

## Single-Supply Linearity

As with any amplifier, the MAX504/MAX515's output buffer offset can be positive or negative. When the offset is positive, it is easily accounted for (Figure 10). However, when the offset is negative, the buffer output cannot follow linearly when there is no negative supply. In that case, the amplifier output (VOUT) remains at ground until the DAC voltage is sufficient to overcome the offset and the output becomes positive.
Normally, linearity is measured after accounting for zero error and gain error. Since, in single-supply operation, the actual value of a negative offset is unknown, it cannot be accounted for during test. Additionally, the output buffer amplifier exhibits a nonlinearity near-zero output when operating with a single supply. To account for this nonlinearity in the MAX504/MAX515, linearity and gain error are measured from code 3 to code 1023. The output buffer's offset and nonlinearity do not affect monotonicity, and these DACs are guaranteed monotonic starting with code zero. In dual-supply operation, linearity and gain error are measured from code 0 to 1023.

## Power-Supply Bypassing and Ground Management

Best system performance is obtained with printed circuit boards that use separate analog and digital ground planes. Wire-wrap boards are not recommended. The two ground planes should be connected together at the low-impedance power-supply source.

Table 3. Bipolar (Offset Binary) Code Table (-Vrefin to +VREFIN Output)

| INPUT* | OUTPUT |  |  |
| :---: | :---: | :---: | :---: |
| 1111 | 1111 | $11(00)$ | $\left(+V_{\text {REFIN }}\right) \frac{511}{512}$ |
| 1000 | 0000 | $01(00)$ | $\left(+V_{\text {REFIN }}\right) \frac{1}{512}$ |
| 1000 | 0000 | $00(00)$ | $0 V$ |
| 0111 | 1111 | $11(00)$ | $\left(-V_{\text {REFIN }}\right) \frac{1}{512}$ |
| 0000 | 0000 | $01(00)$ | $\left(-V_{\text {REFIN }}\right) \frac{511}{512}$ |
| 0000 | 0000 | $00(00)$ | $\left(-V_{\text {REFIN }}\right) \frac{512}{512}=-V_{\text {REFIN }}$ |

* Write 10-bit data words with two sub-LSB Os because the DAC input latch is 12 bits wide.

DGND and AGND should be connected together at the chip. For the MAX504 in single-supply applications, connect VSS to AGND at the chip. The best ground connection may be achieved by connecting the DAC's DGND and AGND pins together and connecting that point to the system analog ground plane. If the DAC's DGND is connected to the system digital ground, digital noise may get through to the DAC's analog portion.
Bypass VDD (and VSS in dual-supply mode) with a $0.1 \mu \mathrm{~F}$ ceramic capacitor connected between VDD and AGND (and between VSS and AGND). Mount it with short leads close to the device. Ferrite beads may also be used to further isolate the analog and digital power supplies.
Figures 11a and 11b illustrate the grounding and bypassing scheme described.

## Saving Power

When the DAC is not being used by the system, minimize power consumption by setting the appropriate code to minimize load current. For example, in bipolar mode, with a resistive load to ground, set the DAC code to mid-scale (see Table 3). If there is no output load, minimize internal loading on the reference by setting the DAC to all 0s (on the MAX504, use CLR). Under this condition, REFIN is high impedance and the op amp operates at its minimum quiescent current.
Due to these low currents, the output settling time for a zero input code typically increases to $60 \mu \mathrm{~s}(100 \mu \mathrm{~s}$ max).

## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs



Figure 9. MAX504 Connected as Four-Quadrant Multiplier. The unused REFOUT is connected to $V_{D D}$.

## AC Considerations <br> Digital Feedthrough

High-speed serial data at any of the digital input or output pins may couple through the DAC package and cause internal stray capacitance to appear at the DAC output as noise, even though $\overline{\mathrm{CS}}$ is held high (see Typical Operating Characteristics). This digital feedthrough is tested by holding $\overline{C S}$ high transmitting 0101... from DIN to DOUT.

## Analog Feedthrough

Because of internal stray capacitance, higher frequency analog input signals may couple to the output as shown in the Analog Feedthrough vs. Frequency graph in the Typical Operating Characteristics. It is tested by holding $\overline{\mathrm{CS}}$ high, setting the DAC code to all 0 s, and sweeping REFIN.


Figure 10. Single-Supply Offset


Figure 11. Power-Supply Bypassing

5V, Low-Power, Voltage-Output, Serial 10-Bit DACs

___Chip Information TRANSISTOR COUNT: 922

## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs

Package Information


## 5 V, Low-Power, Voltage-Output, Serial 10-Bit DACs



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600


[^0]:    * Write 10-bit data words with two sub-LSB 0s because the DAC input latch is 12 bits wide.

