## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface 


#### Abstract

General Description The MAX5104 low-power, serial, voltage-output, dual 12-bit digital-to-analog converter (DAC) consumes only $500 \mu \mathrm{~A}$ from a single +5 V supply. This device features Rail-to-Rail® output swing and is available in a spacesaving 16-pin QSOP package. To maximize the dynamic range, the DAC output amplifiers are configured with an internal gain of $+2 \mathrm{~V} / \mathrm{V}$. The 3-wire serial interface is SPITM/QSPITM/MICROWIRE ${ }^{\text {TM }}$ compatible. Each DAC has a double-buffered input organized as an input register followed by a DAC register, which allows the input and DAC registers to be updated independently or simultaneously with a 16-bit serial word. Additional features include programmable powerdown $(2 \mu \mathrm{~A})$, hardware power-down lockout (PDL), a separate reference voltage input for each DAC that accepts AC and DC signals, and an active-low clear input (CL) that resets all registers and DACs to zero. These devices provide a programmable logic pin for added functionality, and a serial-data output pin for daisy chaining.


Applications
Industrial Process Control
Remote Industrial Controls
Digital Offset and Gain Adjustment
Microprocessor-Controlled Systems
Motion Control
Automatic Test Equipment (ATE)

Features

- 12-Bit Dual DAC with Internal Gain of $+2 \mathrm{~V} / \mathrm{V}$
- Rail-to-Rail Output Swing
- $12 \mu \mathrm{~s}$ Settling Time
- +5V Single-Supply Operation
- Low Quiescent Current
$500 \mu \mathrm{~A}$ (normal operation)
$2 \mu \mathrm{~A}$ (power-down mode)
- SPI/QSPI/MICROWIRE Compatible
- Space-Saving 16-Pin QSOP Package
- Power-On Reset Clears Registers and DACs to Zero
- Adjustable Output Offset

Ordering Information

| PART | TEMP. RANGE | PIN- <br> PACKAGE | INL <br> (LSB) |
| :---: | :---: | :---: | :---: |
| MAX5104CEE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 QSOP | $\pm 4$ |
| MAX5104EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | $\pm 4$ |

Pin Configuration appears at end of data sheet.


Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.
SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

For free samples \& the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.

## Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface

## ABSOLUTE MAXIMUM RATINGS




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{REFA}}=\mathrm{V}_{\mathrm{REFB}}=+2.048 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}(\mathrm{OS}$ _ connected to AGND for a gain of $+2 \mathrm{~V} / \mathrm{V}$ ).)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE |  |  |  |  |  |  |
| Resolution |  |  | 12 |  |  | Bits |
| Integral Nonlinearity | INL | (Note 1) |  |  | $\pm 4$ | LSB |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  |  | $\pm 1$ | LSB |
| Offset Error | Vos | Code = 10 |  |  | $\pm 10$ | mV |
| Offset Tempco | TCVos | Normalized to 2.048 V |  | 4 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Gain Error |  |  |  | -0.2 | $\pm 8$ | LSB |
| Gain-Error Tempco |  | Normalized to 2.048 V |  | 4 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| VDD Power-Supply Rejection Ratio | PSRR | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 20 | 600 | $\mu \mathrm{V} / \mathrm{V}$ |
| REFERENCE INPUT |  |  |  |  |  |  |
| Reference Input Range | REF |  | 0 |  | - 1.4 | V |
| Reference Input Resistance | RREF | Minimum with code 1554 hex | 14 | 20 |  | $\mathrm{k} \Omega$ |
| MULTIPLYING-MODE PERFORMANCE |  |  |  |  |  |  |
| Reference 3dB Bandwidth |  | Input code = 1FFE hex, <br> $\mathrm{V}_{\text {REF }}^{-}=0.67 \mathrm{Vp}-\mathrm{p}$ at $2.5 \mathrm{~V}_{\mathrm{DC}}$ |  | 300 |  | kHz |
| Reference Feedthrough |  | $\begin{aligned} & \text { Input code }=0000 \text { hex, } \\ & \text { VREF_ }_{-}=(V \text { DD }-1.4 \mathrm{Vp}-\mathrm{p}), \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  | -82 |  | dB |
| Signal-to-Noise plus Distortion Ratio | SINAD | $\begin{aligned} & \text { Input code }=1 \text { FFE hex, } \\ & V_{\text {REF }}=1 \mathrm{Vp}-\mathrm{p} \text { at } 1.25 \mathrm{~V}_{\mathrm{DC}}, \mathrm{f}=25 \mathrm{kHz} \end{aligned}$ |  | 75 |  | dB |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\overline{\mathrm{CL}}, \overline{\text { PDL, }} \overline{\mathrm{CS}}, \mathrm{DIN}, \mathrm{SCLK}$ | 3 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\overline{\mathrm{CL}}, \overline{\mathrm{PDL}}, \overline{\mathrm{CS}}, \mathrm{DIN}, \mathrm{SCLK}$ |  |  | 0.8 | V |
| Input Hysteresis | VHYS |  |  | 200 |  | mV |
| Input Leakage Current | IIN | $\mathrm{V}_{\mathrm{IN}}=0$ to $\mathrm{V}_{\mathrm{DD}}$ |  | 0.001 | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  |  | 8 |  | pF |

## Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+5 \mathrm{~V} \pm 10 \%, V_{R E F A}=V_{R E F B}=+2.048 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (OS_connected to AGND for a gain of $+2 \mathrm{~V} / \mathrm{V}$ ).)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL OUTPUTS (DOUT, UPO) |  |  |  |  |  |
| Output High Voltage | V OH | ISOURCE $=2 \mathrm{~mA}$ | VDD - 0.5 |  | V |
| Output Low Voltage | VOL | ISINK $=2 \mathrm{~mA}$ | 0.13 | 0.40 | V |
| DYNAMIC PERFORMANCE |  |  |  |  |  |
| Voltage Output Slew Rate | SR |  | 0.75 |  | V/ $\mu \mathrm{s}$ |
| Output Settling Time |  | To 1/2LSB of full-scale, VSTEP $=4 \mathrm{~V}$ | 15 |  | $\mu \mathrm{s}$ |
| Output Voltage Swing |  | Rail-to-rail (Note 2) | 0 to VDD |  | V |
| OSA or OSB Input Resistance | Ros_ |  | 2434 |  | k $\Omega$ |
| Time Required to Exit Shutdown |  |  | 25 |  | $\mu \mathrm{s}$ |
| Digital Feedthrough |  | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{SCLK}=100 \mathrm{kHz}, \mathrm{V}_{\text {SCLK }}=5 \mathrm{Vp}-\mathrm{p}$ | 5 |  | nV s |
| Digital Crosstalk |  |  | 5 |  | $n \mathrm{~V}$ |
| POWER SUPPLIES |  |  |  |  |  |
| Positive Supply Voltage | VDD |  | 4.5 | 5.5 | V |
| Power-Supply Current | IDD | (Note 3) | 0.5 | 0.65 | mA |
| Power-Supply Current in Shutdown | IDD(SHDN) | (Note 3) | 2 | 10 | $\mu \mathrm{A}$ |
| Reference Current in Shutdown |  |  | 0 | $\pm 1$ | $\mu \mathrm{A}$ |
| TIMING CHARACTERISTICS |  |  |  |  |  |
| SCLK Clock Period | tcP | (Note 4) | 100 |  | ns |
| SCLK Pulse Width High | tch |  | 40 |  | ns |
| SCLK Pulse Width Low | tCL |  | 40 |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup Time | tcss |  | 40 |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | tCSH |  | 0 |  | ns |
| SDI Setup Time | tDS |  | 40 |  | ns |
| SDI Hold Time | tDH |  | 0 |  | ns |
| SCLK Rise to DOUT <br> Valid Propagation Delay | tDO1 | CLOAD $=200 \mathrm{pF}$ |  | 80 | ns |
| SCLK Fall to DOUT Valid Propagation Delay | tDO2 | CLOAD $=200 \mathrm{pF}$ |  | 80 | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Fall Delay | tcso |  | 10 |  | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Hold | tcs1 |  | 40 |  | ns |
| $\overline{\overline{C S}}$ Pulse Width High | tcsw |  | 100 |  | ns |

Note 1: Accuracy is specified from code 6 to code 4095.
Note 2: Accuracy is better than 1LSB for Vout_greater than 6 mV and less than $\mathrm{V}_{\mathrm{DD}}-50 \mathrm{mV}$. Guaranteed by PSRR test at the end points.
Note 3: Digital inputs are set to either $\mathrm{V}_{\mathrm{DD}}$ or DGND, code $=0000$ hex, $\mathrm{R}_{\mathrm{L}}=\infty$.
Note 4: SCLK minimum clock period includes the rise and fall times.

## Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface







## Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{OS} \_\right.$pins connected to $\mathrm{AGND}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

$V_{\text {REF }}=+2.048 \mathrm{~V}$


ANALOG CROSSTALK

$250 \mu \mathrm{~s} / \mathrm{div}$

$V_{\text {REF }}=+2.048 \mathrm{~V}$

MAJOR-CARRY TRANSITION

digital feedthrough

$V_{\text {REF }}=+2.048 \mathrm{~V}$, GAIN $=+2 \mathrm{~V} / \mathrm{V}, \mathrm{CODE}=1$ FFE HEX

## Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface

| Pin Description |  |  |
| :---: | :---: | :--- |
| PIN | NAME | FUNCTION |
| 1 | AGND | Analog Ground |
| 2 | OUTA | DAC A Output Voltage |
| 3 | OSA | DAC A Offset Adjustment |
| 4 | REFA | Reference for DAC A |
| 5 | $\overline{\text { CL }}$ | Active-Low Clear Input. Resets all reg- <br> isters to zero. DAC outputs go to OV. |
| 6 | $\overline{\text { CS }}$ | Chip-Select Input |
| 7 | DIN | Serial-Data Input |
| 8 | SCLK | Serial-Clock Input |
| 9 | DGND | Digital Ground |
| 10 | DOUT | Serial-Data Output |
| 11 | UPO | User-Programmable Output |
| 12 | $\overline{\text { PDL }}$ | Power-Down Lockout. The device can- <br> not be powered down when $\overline{\text { PDL is low. }}$ |
| 13 | REFB | Reference for DAC B |
| 14 | OSB | DAC B Offset Adjustment |
| 15 | OUTB | DAC B Output Voltage |
| 16 | VDD | Positive Power Supply |

## Detailed Description

The MAX5104 dual, 12-bit, voltage-output DAC is easily configured with a 3 -wire serial interface. The device includes a 16-bit data-in/data-out shift register, and each DAC has a double-buffered input composed of an input register and a DAC register (see Functional Diagram). In addition, trimmed internal resistors produce an internal gain of $+2 \mathrm{~V} / \mathrm{V}$ that maximizes output voltage swing. The amplifier's offset-adjust pin allows for a DC shift in the DAC's output.
Both DACs use an inverted R-2R ladder network that produces a weighted voltage proportional to the input voltage value. Each DAC has its own reference input to facilitate independent full-scale values. Figure 1 depicts a simplified circuit diagram of one of the two DACs.

Reference Inputs
The reference inputs accept both AC and DC values with a voltage range extending from 0 to (VDD-1.4V). Determine the output voltage using the following equation (OS_= AGND):


Figure 1. Simplified DAC Circuit Diagram

$$
\text { VOUT }=(\text { V REF } \cdot \mathrm{NB} / 4096) \cdot 2
$$

where NB is the numeric value of the DAC's binary input code ( 0 to 4095 ) and $V_{\text {REF }}$ is the reference voltage.
The reference input impedance ranges from $14 \mathrm{k} \Omega$ (1554 hex) to several gigohms (with an input code of 0000 hex). The reference input capacitance is code dependent and typically ranges from 15 pF with an input code of all zeros to 50 pF with a full-scale input code.

## Output Amplifier

The MAX5104's output amplifiers have internal resistors that provide for a gain of $+2 \mathrm{~V} / \mathrm{V}$ when OS_ is connected to AGND. These resistors are trimmed to minimize gain error. The output amplifiers have a typical slew rate of $0.75 \mathrm{~V} / \mu \mathrm{s}$ and settle to $1 / 2 \mathrm{LSB}$ within $15 \mu \mathrm{~s}$, with a load of $10 \mathrm{k} \Omega$ in parallel with 100 pF . Loads less than $2 \mathrm{k} \Omega$ degrade performance.
The OS_ pin can be used to produce an adjustable offset voltage at the output. For instance, to achieve a 1 V offset, apply -1 V to the OS pin to produce an output range from 1 V to ( $1 \mathrm{~V}+\mathrm{V}_{\mathrm{REF}} \cdot 2$ ). Note that the DAC's output range is still limited by the maximum output voltage specification.

Power-Down Mode
The MAX5104 features a software-programmable shutdown mode that reduces the typical supply current to $2 \mu \mathrm{~A}$. The two DACs can be powered down independently, or simultaneously using the appropriate programming command. Enter power-down mode by writing the appropriate input-control word (Table 1). In power-down mode, the reference inputs and amplifier outputs become high impedance, and the serial interface remains active. Data in the input registers is saved,

## Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface

Table 1. Serial-Interface Programming Commands

| 16-BIT SERIAL WORD |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | C1 | CO | D11......................DO (MSB) | S0 |  |
| 0 | 0 | 1 | 12-bit DAC data | 0 | Load input register A; DAC registers are unchanged. |
| 1 | 0 | 1 | 12-bit DAC data | 0 | Load input register B; DAC registers are unchanged. |
| 0 | 1 | 0 | 12-bit DAC data | 0 | Load input register A; all DAC registers are updated. |
| 1 | 1 | 0 | 12-bit DAC data | 0 | Load input register B; all DAC registers are updated. |
| 0 | 1 | 1 | 12-bit DAC data | 0 | Load all DAC registers from the shift register (start up both DACs with new data). |
| 1 | 0 | 0 | XXXXXXXXXXXX | 0 | Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input registers). |
| 1 | 1 | 1 | XXXXXXXXXXXX | 0 | Shut down both DACs (provided $\overline{\text { PDL }}=1$ ). |
| 0 | 0 | 0 | 001 XXXXXXXXX | 0 | Update DAC register A from input register A (start up DAC A with data previously stored in input register A). |
| 0 | 0 | 0 | 101 XXXXXXXXX | 0 | Update DAC register B from input register B (start up DAC B with data previously stored in input register B). |
| 0 | 0 | 0 | $110 \times \mathrm{XXXXXXXX}$ | 0 | Power Down DAC A (provided $\overline{\text { PDL }}=1$ ). |
| 0 | 0 | 0 | $111 \mathrm{X} \times \mathrm{XXXXXXX}$ | 0 | Power Down DAC B (provided $\overline{\mathrm{PDL}}=1$ ). |
| 0 | 0 | 0 | $010 \times \mathrm{XXXXXXXX}$ | 0 | UPO goes low (default). |
| 0 | 0 | 0 | $011 \mathrm{X} \times \mathrm{XXXXXXX}$ | 0 | UPO goes high. |
| 0 | 0 | 0 | 1001 XXXXXXXX | 0 | Mode 1, DOUT clocked out on SCLK's rising edge. |
| 0 | 0 | 0 | 1000 XXXXXXXX | 0 | Mode 0, DOUT clocked out on SCLK's falling edge (default). |
| 0 | 0 | 0 | $000 \times X X X X X X X X$ | 0 | No operation (NOP). |

$X=$ Don't care
Note: D11, D10, D9, and D8 become control bits when A0, C1, and C0 $=0 . S 0$ is a sub-bit, always zero.
allowing the MAX5104 to recall the output state prior to entering power-down when returning to normal mode. Exit power-down by recalling the previous condition or by updating the DAC with new information. When returning to normal operation (exiting power-down), wait $20 \mu$ s for output stabilization.

## Serial Interface

 The MAX5104's 3-wire serial interface is compatible with both MICROWIRE (Figure 2) and SPI/QSPI (Figure 3) serial-interface standards. The 16-bit serial input word consists of 1 address bit, 2 control bits, 12 bits of data (MSB to LSB), and 1 sub-bit as shown in Figure 4. The address and control bits determine the MAX5104's response, as outlined in Table 1.

Figure 2. Connections for MICROWIRE

## Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface



Figure 3. Connections for SPI/QSPI


Figure 4. Serial-Data Format

The MAX5104's digital inputs are double buffered, which allows any of the following: loading the input register(s) without updating the DAC register(s), updating the DAC register(s) from the input register(s), or updating the input and DAC registers concurrently. The address and control bits allow the DACs to act independently. Send the 16-bit data as one 16-bit word (QSPI) or two 8 -bit packets (SPI, MICROWIRE), with $\overline{\mathrm{CS}}$ low during this period. The address and control bits determine which register will be updated, and the state of the registers when exiting power-down. The 3-bit address/control determines the following:

- Registers to be updated
- Clock edge on which data is to be clocked out via the serial-data output (DOUT)
- State of the user-programmable logic output
- Configuration of the device after power-down

The general timing diagram of Figure 5 illustrates how data is acquired. Driving $\overline{C S}$ low enables the device to receive data; otherwise, the interface control circuitry is disabled. With CS low, data at DIN is clocked into the register on the rising edge of SCLK. As $\overline{\mathrm{CS}}$ goes high, data is latched into the input and/or DAC registers, depending on the address and control bits. The maximum clock frequency guaranteed for proper operation is 10 MHz . Figure 6 shows a more detailed timing diagram of the serial interface.


Figure 5. Serial-Interface Timing Diagram

## Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface



Figure 6. Detailed Serial-Interface Timing Diagram


Figure 7. Daisy Chaining MAX5104s


Figure 8. Multiple MAX5104s Sharing a Common DIN Line

## Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface

## Serial-Data Output

The serial-data output, DOUT, is the internal shift register's output. DOUT allows for daisy chaining of devices and data readback. The MAX5104 can be programmed to shift data out of DOUT on SCLK's falling edge (Mode 0) or on the rising edge (Mode 1). Mode 0 provides a lag of 16 clock cycles, which maintains compatibility with SPI/QSPI and MICROWIRE interfaces. In Mode 1, the output data lags 15.5 clock cycles. On power-up, the device defaults to Mode 0.

## User-Programmable Logic Output

User-programmable logic output (UPO) allows an external device to be controlled through the serial interface (Table 1), thereby reducing the number of microcontroller I/O pins required. On power-up, UPO is low.

Power-Down Lockout Input
The power-down lockout (PDL) pin disables software shutdown when low. When in power-down, transitioning PDL from high to low wakes up the part with the output set to the state prior to power-down. $\overline{\text { PDL }}$ can also be used to asynchronously wake up the device.

## Daisy-Chaining Devices

Any number of MAX5104s can be daisy-chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain (Figure 7).
Since the MAX5104's DOUT pin has an internal active pull-up, the DOUT sink/source capability determines the time required to discharge/charge a capacitive load. See the digital output VOH and Vol specifications in the Electrical Characteristics.
Figure 8 shows an alternate method of connecting several MAX5104s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy chain. More I/O lines are required in this configuration because a dedicated chip-select input (CS) is required for each IC.

## Applications Information

Unipolar Output Figure 9 shows the MAX5104 configured for unipolar, rail-to-rail operation with a gain of $+2 \mathrm{~V} / \mathrm{V}$. The MAX5104 can produce a 0 to 4.096 V output with a 2.048 V reference (Figure 9). Table 2 lists the unipolar output codes. An offset to the output can be achieved by connecting a voltage to OS_, as shown in Figure 10. By applying VOS $=-1 \mathrm{~V}$, the output values will range between 1 V and (1V + VREF - 2).

Bipolar Output
The MAX5104 can be configured for a bipolar output (Figure 11). The output voltage is given by the equation (OS_ = AGND):


Figure 9. Unipolar Output Circuit (Rail-to-Rail)


Figure 10. Setting OS_ for Output Offset
Table 2. Unipolar Code Table (Gain = +2)

| DAC CONTENTS |  |
| :---: | :---: |
| LSB | ANALOG OUTPUT |
| $111111111111(0)$ | $+V_{\text {REF }}\left(\frac{4095}{4096}\right) \cdot 2$ |
| $100000000001(0)$ | $+V_{\text {REF }}\left(\frac{2049}{4096}\right) \cdot 2$ |
| $100000000000(0)$ | $+V_{\text {REF }}\left(\frac{2048}{4096}\right) \cdot 2=V_{\text {REF }}$ |
| $011111111111(0)$ | $+V_{\text {REF }}\left(\frac{2047}{4096}\right) \cdot 2$ |
| $000000000001(0)$ | $+V_{\text {REF }}\left(\frac{1}{4096}\right) \cdot 2$ |
| $000000000000(0)$ | 0 C |

Note: ( ) are for the sub-bit.

# Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface 

$$
\text { Vout }=V_{\text {REF }}[((2 \cdot N B) / 4096)-1]
$$

where NB represents the numeric value of the DAC's binary input code. Table 3 shows digital codes and the corresponding output voltage for Figure 11's circuit.

Using an AC Reference In applications where the reference has an AC signal component, the MAX5104 has multiplying capabilities within the reference input voltage range specifications. Figure 12 shows a technique for applying a sinusoidal input to REF_, where the AC signal is offset before being applied to the reference input.

Table 3. Bipolar Code Table

| DAC CONTENTS | ANALOG OUTPUT |
| :---: | :---: |
| MSB LSB | ANALOG OUTPUT |
| 111111111111 (0) | $+V_{\text {REF }}\left(\frac{2047}{2048}\right)$ |
| 100000000001 (0) | $+V_{\text {REF }}\left(\frac{1}{2048}\right)$ |
| 100000000000 (0) | OV |
| 011111111111 (0) | $-V_{\text {REF }}\left(\frac{1}{2048}\right)$ |
| 000000000001 (0) | $+V_{\text {REF }}\left(\frac{2047}{4096}\right) \cdot 2$ |
| 000000000000 (0) | $-V_{\text {REF }}\left(\frac{2048}{2048}\right)=-V_{\text {REF }}$ |

Note: () are for the sub-bit.


Figure 11. Bipolar Output Circuit

Harmonic Distortion and Noise
The total harmonic distortion plus noise (THD +N ) is typically less than -78 dB at full scale with a $1 \mathrm{Vp}-\mathrm{p}$ input swing at 5 kHz .

Digital Calibration and
Threshold Selection
Figure 13 shows the MAX5104 in a digital calibration application. With a bright-light value applied to the photodiode (on), the DAC is digitally ramped until it trips the comparator. The microprocessor ( $\mu \mathrm{P}$ ) stores this "high" calibration value. Repeat the process with a dim light (off) to obtain the dark current calibration.


Figure 12. AC Reference Input Circuit


Figure 13. Digital Calibration

## Low-Power, Dual, Voltage-Output, 12-Bit DAC with Serial Interface



Figure 14. Digital Control of Gain and Offset

The $\mu \mathrm{P}$ then programs the DAC to set an output voltage at the midpoint of the two calibrated values. Applications include tachometers, motion sensing, automatic readers, and liquid-clarity analysis.

## Digital Control of Gain and Offset

 The two DACs can be used to control the offset and gain for curve-fitting nonlinear functions, such as transducer linearization or analog compression/expansion applications. The input signal is used as the reference for the gain-adjust DAC, whose output is summed with the output from the offset-adjust DAC. The relative weight of each DAC output is adjusted by R1, R2, R3, and R4 (Figure 14).
## Power-Supply Considerations

 On power-up, the input and DAC registers clear (set to zero code). For rated performance, VREF_ should be at least 1.4 V below VDD. Bypass the power supply with a $4.7 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor to AGND. Minimize lead lengths to reduce lead inductance.Grounding and Layout Considerations Digital and AC transient signals on AGND can create noise at the output. Connect AGND to the highest quality ground available. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane. Carefully lay out the traces between channels to reduce AC cross-coupling and crosstalk. Wire-wrapped boards and sockets are not recommended. If noise becomes an issue, shielding may be required.

Pin Configuration


Chip Information

## TRANSISTOR COUNT: 3053 <br> SUBSTRATE CONNECTED TO AGND

## Package Information

Package information is available on Maxim's website: www.maxim-ic.com.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

