



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### General Description

The MAX5803/MAX5804/MAX5805 single-channel, low-power, 8-/10-/12-bit, voltage-output this is an addition to content digital-to-analog converters (DACs) include output buffers and an internal reference that is selectable to be 2.048V, 2.500V, or 4.096V. The MAX5803/MAX5804/MAX5805 accept a wide supply voltage range of 2.7V to 5.5V with extremely low power (< 1mW) consumption to accommodate most low-voltage applications. A precision external reference input allows rail-to-rail operation and presents a 100k $\Omega$  (typ) load to an external reference.

The MAX5803/MAX5804/MAX5805 have an I<sup>2</sup>C-compatible, 2-wire interface that operates at clock rates up to 450kHz. The DAC output is buffered and has a low supply current of 155 $\mu$ A (typical at 3.5V) and a low offset error of  $\pm 0.5$ mV (typical). On power-up, the MAX5803/MAX5804/MAX5805 reset the DAC outputs to zero, providing additional safety for applications that drive valves or other transducers which need to be off on power-up.

The MAX5803/MAX5804/MAX5805 include a user-configurable active-low asynchronous input,  $\overline{AUX}$  for additional flexibility. This input can be programmed to asynchronously clear ( $\overline{CLR}$ ) or temporarily gate ( $\overline{GATE}$ ) the DAC output to a user-programmable value. A dedicated active-low asynchronous  $\overline{LDAC}$  input is also included. This allows simultaneous output updates of multiple devices.

The MAX5803/MAX5804/MAX5805 are available in 10-pin TDFN/ $\mu$ MAX<sup>®</sup> packages and are specified over the -40°C to +125°C temperature range.


### Applications

- Programmable Voltage and Current Sources
- Gain and Offset Adjustment
- Automatic Tuning and Optical Control
- Power Amplifier Control and Biasing
- Process Control and Servo Loops
- Portable Instrumentation
- Data Acquisition

### Benefits and Features

- ◆ **Single High-Accuracy DAC Channel**
  - ◇ 12-Bit Accuracy Without Adjustments
  - ◇  $\pm 1$  LSB INL Buffered Voltage Output
  - ◇ Guaranteed Monotonic Over All Operating Conditions
- ◆ **Three Precision Selectable Internal References**
  - ◇ 2.048V, 2.500V, or 4.096V
- ◆ **Internal Output Buffer**
  - ◇ Rail-to-Rail Operation with External Reference
  - ◇ 6.3 $\mu$ s Settling Time
  - ◇ Output Directly Drives 2k $\Omega$  Loads
- ◆ **Small, 10-Pin, 2mm x 3mm TDFN and 3mm x 5mm  $\mu$ MAX Packages**
- ◆ **Wide 2.7V to 5.5V Supply Range**
- ◆ **Fast 400kHz I<sup>2</sup>C-Compatible, 2-Wire Serial Interface with Readback Capability**
- ◆ **Power-On-Reset to Zero-Scale DAC Output**
- ◆ **User-Configurable Asynchronous I/O Functions:  $\overline{CLR}$ ,  $\overline{LDAC}$ ,  $\overline{GATE}$**
- ◆ **Three Software-Selectable Power-Down Output Impedances: 1k $\Omega$ , 100k $\Omega$ , or High Impedance**
- ◆ **Low 155 $\mu$ A DAC Supply Current at 3V**

### Functional Diagram



$\mu$ MAX is a registered trademark of Maxim Integrated Products, Inc.

[Ordering Information](#) appears at end of data sheet.

For related parts and recommended products to use with this part, refer to: [www.maximintegrated.com/MAX5803.related](http://www.maximintegrated.com/MAX5803.related)

**For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at [www.maximintegrated.com](http://www.maximintegrated.com).**

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### ABSOLUTE MAXIMUM RATINGS

V <sub>DD</sub> to GND.....	-0.3V to +6V	Maximum Continuous Current into Any Pin .....	±50mA
V <sub>DDIO</sub> to GND .....	-0.3V to +6V	Operating Temperature Range .....	-40°C to +125°C
OUT, REF to GND .....	-0.3V to lower of (V <sub>DD</sub> + 0.3V) and +6V	Storage Temperature Range.....	-65°C to +150°C
SCL, SDA, AUX, LDAC to GND .....	-0.3V to +6V	Lead Temperature (soldering, 10s) .....	+300°C
ADDR to GND .....	-0.3V to lower of (V <sub>DDIO</sub> + 0.3V) and +6V	Soldering Temperature (reflow) .....	+260°C
Continuous Power Dissipation (T <sub>A</sub> = +70°C)			
TDFN (derate 14.9mW/°C above +70°C).....	1188.7mW		
μMAX (derate 8.8mW/°C above +70°C) .....	707.3mW		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### PACKAGE THERMAL CHARACTERISTICS (Note 1)

TDFN	
Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) .....	67.3°C/W
μMAX	
Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) .....	113.1°C/W
Junction-to-Ambient Thermal Resistance (θ <sub>JC</sub> ).....	42°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

### ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>DDIO</sub> = 1.8V to 5.5V, V<sub>GND</sub> = 0V, C<sub>L</sub> = 200pF, R<sub>L</sub> = 2kΩ, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted.)  
(Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC PERFORMANCE (Note 3)</b>						
Resolution and Monotonicity	N	MAX5803	8			Bits
		MAX5804	10			
		MAX5805	12			
Integral Nonlinearity (Note 4)	INL	MAX5803, 8 bits	-0.25	±0.05	+0.25	LSB
		MAX5804, 10 bits	-0.5	±0.2	+0.5	
		MAX5805, 12 bits	-1	±0.5	+1	
Differential Nonlinearity (Note 4)	DNL	MAX5803, 8 bits	-0.25	±0.05	+0.25	LSB
		MAX5804, 10 bits	-0.5	±0.1	+0.5	
		MAX5805, 12 bits	-1	±0.2	+1	
Offset Error (Note 5)	OE		-5	±0.5	+5	mV
Offset Error Drift				±10		μV/°C
Gain Error (Note 5)	GE		-1.0	±0.1	+1.0	%FS
Gain Temperature Coefficient		With respect to V <sub>REF</sub>		±2.5		ppm of FS/°C
Zero-Scale Error			0		+10	mV
Full-Scale Error		With respect to V <sub>REF</sub>	-0.5		+0.5	%FS

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>DDIO</sub> = 1.8V to 5.5V, V<sub>GND</sub> = 0V, C<sub>L</sub> = 200pF, R<sub>L</sub> = 2kΩ, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted.)  
(Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DAC OUTPUT CHARACTERISTICS</b>						
Output Voltage Range (Note 6)		No load	0		V <sub>DD</sub>	V
		2kΩ load to GND	0		V <sub>DD</sub> - 0.2	
		2kΩ load to V <sub>DD</sub>	0.2		V <sub>DD</sub>	
Load Regulation	V <sub>OUT</sub> = V <sub>FS</sub> /2	V <sub>DD</sub> = 3V ±10%,  I <sub>OUT</sub>   ≤ 5mA		300		μV/mA
		V <sub>DD</sub> = 5V ±10%,  I <sub>OUT</sub>   ≤ 10mA		300		
DC Output Impedance	V <sub>OUT</sub> = V <sub>FS</sub> /2	V <sub>DD</sub> = 3V ±10%,  I <sub>OUT</sub>   ≤ 5mA		0.3		Ω
		V <sub>DD</sub> = 5V ±10%,  I <sub>OUT</sub>   ≤ 10mA		0.3		
Capacitive Load Handling	C <sub>L</sub>			500		pF
Resistive Load Handling	R <sub>L</sub>		2			kΩ
Short-Circuit Output Current	V <sub>DD</sub> = 5.5V	Sourcing (output short to GND)		30		mA
		Sinking (output shorted to V <sub>DD</sub> )		40		
<b>DYNAMIC PERFORMANCE</b>						
Voltage-Output Slew Rate	SR	Positive and negative		2.0		V/μs
Voltage-Output Settling Time		¼ scale to ¾ scale, to ≤ 1 LSB, MAX5803		2.8		μs
		¼ scale to ¾ scale, to ≤ 1 LSB, MAX5804		5.2		
		¼ scale to ¾ scale, to ≤ 1 LSB, MAX5805		6.3		
DAC Glitch Impulse		Major code transition		5.0		nV·s
Digital Feedthrough		Code = 0, all digital inputs from 0V to V <sub>DDIO</sub>		0.5		nV·s
Power-Up Time		Startup calibration time (Note 7)		200		μs
		From power-down mode		60		μs
DC Power-Supply Rejection		V <sub>DD</sub> = 3V ±10% or 5V ±10%		100		μV/V

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>DDIO</sub> = 1.8V to 5.5V, V<sub>GND</sub> = 0V, C<sub>L</sub> = 200pF, R<sub>L</sub> = 2kΩ, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted.)  
(Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Output Voltage-Noise Density (DAC Output at Midscale)		External reference	f = 1kHz		88		nV/√Hz
			f = 10kHz		79		
		2.048V internal reference	f = 1kHz		108		
			f = 10kHz		98		
		2.5V internal reference	f = 1kHz		117		
			f = 10kHz		110		
4.096V internal reference	f = 1kHz		152				
		f = 10kHz		145			
	External reference	f = 0.1Hz to 10Hz		10			
		f = 0.1Hz to 10kHz		72			
		f = 0.1Hz to 300kHz		298			
	2.048V internal reference	f = 0.1Hz to 10Hz		11			
f = 0.1Hz to 10kHz			89				
f = 0.1Hz to 300kHz			370				
2.5V internal reference	f = 0.1Hz to 10Hz		12				
	f = 0.1Hz to 10kHz		99				
	f = 0.1Hz to 300kHz		355				
4.096V internal reference	f = 0.1Hz to 10Hz		13				
	f = 0.1Hz to 10kHz		128				
	f = 0.1Hz to 300kHz		400				
Output Voltage-Noise Density (DAC Output at Full Scale)		External reference	f = 1kHz		113		nV/√Hz
			f = 10kHz		100		
		2.048V internal reference	f = 1kHz		172		
			f = 10kHz		157		
		2.5V internal reference	f = 1kHz		195		
			f = 10kHz		180		
4.096V internal reference	f = 1kHz		279				
	f = 10kHz		258				
Integrated Output Noise (DAC Output at Full Scale)		External reference	f = 0.1Hz to 10Hz		12		μV <sub>P-P</sub>
			f = 0.1Hz to 10kHz		88		
			f = 0.1Hz to 300kHz		280		
		2.048V internal reference	f = 0.1Hz to 10Hz		14		
			f = 0.1Hz to 10kHz		135		
			f = 0.1Hz to 300kHz		530		
		2.5V internal reference	f = 0.1Hz to 10Hz		15		
			f = 0.1Hz to 10kHz		160		
			f = 0.1Hz to 300kHz		550		
		4.096V internal reference	f = 0.1Hz to 10Hz		23		
			f = 0.1Hz to 10kHz		220		
			f = 0.1Hz to 300kHz		610		

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>DDIO</sub> = 1.8V to 5.5V, V<sub>GND</sub> = 0V, C<sub>L</sub> = 200pF, R<sub>L</sub> = 2kΩ, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted.)  
(Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>REFERENCE INPUT</b>						
Reference Input Range	V <sub>REF</sub>		1.24		V <sub>DD</sub>	V
Reference Input Current	I <sub>REF</sub>	V <sub>REF</sub> = V <sub>DD</sub> = 5.5V		55	75	μA
Reference Input Impedance	R <sub>REF</sub>		75	100		kΩ
<b>REFERENCE OUTPUT</b>						
Reference Output Voltage	V <sub>REF</sub>	V <sub>REF</sub> = 2.048V, T <sub>A</sub> = +25°C	2.043	2.048	2.053	V
		V <sub>REF</sub> = 2.5V, T <sub>A</sub> = +25°C	2.494	2.500	2.506	
		V <sub>REF</sub> = 4.096V, T <sub>A</sub> = +25°C	4.086	4.096	4.106	
Reference Output Noise Density	V <sub>REF</sub>	V <sub>REF</sub> = 2.048V	f = 1kHz	129		nV/√Hz
			f = 10kHz	122		
		V <sub>REF</sub> = 2.500V	f = 1kHz	158		
			f = 10kHz	151		
		V <sub>REF</sub> = 4.096V	f = 1kHz	254		
			f = 10kHz	237		
Integrated Reference Output Noise	V <sub>REF</sub>	V <sub>REF</sub> = 2.048V	f = 0.1Hz to 10Hz	12		μV <sub>P-P</sub>
			f = 0.1Hz to 10kHz	110		
			f = 0.1Hz to 300kHz	390		
		V <sub>REF</sub> = 2.500V	f = 0.1Hz to 10Hz	15		
			f = 0.1Hz to 10kHz	129		
			f = 0.1Hz to 300kHz	430		
		V <sub>REF</sub> = 4.096V	f = 0.1Hz to 10Hz	20		
			f = 0.1Hz to 10kHz	205		
			f = 0.1Hz to 300kHz	525		
Reference Temperature Coefficient (Note 8)		MAX5805A		±4	±12	ppm/°C
		MAX5803/MAX5804/MAX5805B		±10	±25	
Reference Drive Capacity		External load		25		kΩ
Reference Capacitive Load Handling				200		pF
Reference Load Regulation		I <sub>SOURCE</sub> = 0 to 500μA		1.0		mV/mA
Reference Line Regulation				0.1		mV/V

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>DDIO</sub> = 1.8V to 5.5V, V<sub>GND</sub> = 0V, C<sub>L</sub> = 200pF, R<sub>L</sub> = 2kΩ, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted.)  
(Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>POWER REQUIREMENTS</b>							
Supply Voltage	V <sub>DD</sub>	V <sub>REF</sub> = 4.096V		4.5		5.5	V
		All other options		2.7		5.5	
I/O Supply Voltage	V <sub>DDIO</sub>			1.8		5.5	V
Supply Current (DAC Output at Midscale) (Note 9)	I <sub>DD</sub>	External reference	V <sub>REF</sub> = 3V		135	190	μA
			V <sub>REF</sub> = 5V		165	225	
		Internal reference, reference pin undriven	V <sub>REF</sub> = 2.048V		190	265	
			V <sub>REF</sub> = 2.5V		205	280	
			V <sub>REF</sub> = 4.096V		250	340	
		Internal reference, reference pin driven	V <sub>REF</sub> = 2.048V		215	300	
V <sub>REF</sub> = 2.5V			225	315			
V <sub>REF</sub> = 4.096V			275	375			
Supply Current (DAC Output at Full Scale) (Note 9)	I <sub>DD</sub>	External reference	V <sub>REF</sub> = 3V		155	210	μA
			V <sub>REF</sub> = 5V		200	265	
		Internal reference, reference pin undriven	V <sub>REF</sub> = 2.048V		205	280	
			V <sub>REF</sub> = 2.5V		220	300	
			V <sub>REF</sub> = 4.096V		275	375	
		Internal reference, reference pin driven	V <sub>REF</sub> = 2.048V		225	310	
V <sub>REF</sub> = 2.5V			240	330			
V <sub>REF</sub> = 4.096V			300	410			
Power-Down Mode Supply Current (DAC Powered Down, Reference Remains Active) (Note 9)	I <sub>DD</sub>	Internal reference, reference pin driven	V <sub>REF</sub> = 2.048V		90	135	μA
			V <sub>REF</sub> = 2.5V		93	135	
			V <sub>REF</sub> = 4.096V		100	150	
Power-Down Mode Supply Current (Note 9)	I <sub>PD</sub>	External reference, V <sub>DD</sub> = V <sub>REF</sub>			0.4	2	μA
Digital Supply Current (Note 9)	I <sub>DDIO</sub>					1.0	μA
<b>DIGITAL INPUT CHARACTERISTICS (SCL, SDA, ADDR, AUX, LDAC)</b>							
Input High Voltage	V <sub>IH</sub>	2.2V < V <sub>DDIO</sub> < 5.5V		0.7 x V <sub>DDIO</sub>			V
		1.8V < V <sub>DDIO</sub> < 2.2V		0.8 x V <sub>DDIO</sub>			
Input Low Voltage	V <sub>IL</sub>	2.2V < V <sub>DDIO</sub> < 5.5V		0.3 x V <sub>DDIO</sub>			V
		1.8V < V <sub>DDIO</sub> < 2.2V		0.2 x V <sub>DDIO</sub>			

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>DDIO</sub> = 1.8V to 5.5V, V<sub>GND</sub> = 0V, C<sub>L</sub> = 200pF, R<sub>L</sub> = 2kΩ, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted.)  
(Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Hysteresis Voltage	V <sub>H</sub>			0.15		V
Input Leakage Current (Note 9)	I <sub>IN</sub>			±0.1	±1	μA
Input Capacitance	C <sub>IN</sub>			3		pF
ADDR Pullup/Pulldown Strength	R <sub>PJ</sub> , R <sub>PD</sub>	(Note 10)	30	50	90	kΩ
<b>DIGITAL OUTPUT (SDA)</b>						
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 3mA			0.2	V
<b>I<sup>2</sup>C TIMING CHARACTERISTICS (SCL, SDA, AUX, LDAC)</b>						
SCL Clock Frequency	f <sub>SCL</sub>				400	kHz
Bus Free Time Between a STOP and a START Condition	t <sub>BUF</sub>		1.3			μs
Hold Time Repeated for a START Condition	t <sub>HD;STA</sub>		0.6			μs
SCL Pulse Width Low	t <sub>LOW</sub>		1.3			μs
SCL Pulse Width High	t <sub>HIGH</sub>		0.6			μs
Setup Time for Repeated START Condition	t <sub>SU;STA</sub>		0.6			μs
Data Hold Time	t <sub>HD;DAT</sub>		0		900	ns
Data Setup Time	t <sub>SU;DAT</sub>		100			ns
SDA and SCL Receiving Rise Time	t <sub>R</sub>		20 + C <sub>B</sub> /10		300	ns
SDA and SCL Receiving Fall Time	t <sub>F</sub>		20 + C <sub>B</sub> /10		300	ns
SDA Transmitting Fall Time	t <sub>F</sub>		20 + C <sub>B</sub> /10		250	ns
Setup Time for STOP Condition	t <sub>SU;STO</sub>		0.6			μs
Bus Capacitance Allowed	C <sub>B</sub>	V <sub>DD</sub> = 2.7V to 5.5V	10		400	pF
Pulse Width of Suppressed Spike	t <sub>SP</sub>			50		ns
$\overline{\text{CLR}}$ Removal Time Prior to a Recognized START	t <sub>CLRSTA</sub>		100			ns
$\overline{\text{CLR}}$ Pulse Width Low	t <sub>CLPW</sub>		20			ns
$\overline{\text{LDAC}}$ Pulse Width Low	t <sub>LDPW</sub>		20			ns
$\overline{\text{LDAC}}$ Fall to SCLK Fall to Hold	t <sub>LDH</sub>	Applies to execution edge	400			ns



# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### ELECTRICAL CHARACTERISTICS (continued)

( $V_{DD} = 2.7V$  to  $5.5V$ ,  $V_{DDIO} = 1.8V$  to  $5.5V$ ,  $V_{GND} = 0V$ ,  $C_L = 200pF$ ,  $R_L = 2k\Omega$ ,  $T_A = -40^\circ C$  to  $+125^\circ C$ , unless otherwise noted.)  
(Note 2)

- Note 2:** Electrical specifications are production tested at  $T_A = +25^\circ C$ . Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at  $T_A = +25^\circ C$ .
- Note 3:** DC Performance is tested without load.
- Note 4:** Linearity is tested with unloaded outputs to within 20mV of GND and  $V_{DD}$ .
- Note 5:** Gain and offset calculated from measurements made with  $V_{REF} = V_{DD}$  at code 30 and 4065 for MAX5805, code 8 and 1016 for MAX5804, and code 2 and 254 for MAX5803.
- Note 6:** Subject to zero and full-scale error limits and  $V_{REF}$  settings.
- Note 7:** On power-up, the device initiates an internal 200 $\mu s$  (typ) calibration sequence. All commands issued during this time will be ignored.
- Note 8:** Specification is guaranteed by design and characterization.
- Note 9:** Static logic inputs with  $V_{IL} = V_{GND}$  and  $V_{IH} = V_{DDIO}$ .
- Note 10:** An unconnected condition on ADDR is sensed via a resistive pullup and pulldown operation; for proper operation, ADDR should be tied to  $V_{DDIO}$ , GND, or left unconnected with minimal capacitance.





Figure 1. I<sup>2</sup>C Serial Interface Timing Diagram

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### Typical Operating Characteristics

(MAX5805, 12-bit performance,  $T_A = +25^\circ\text{C}$ , unless otherwise noted.)




# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface


### Typical Operating Characteristics (continued)

(MAX5805, 12-bit performance,  $T_A = +25^\circ\text{C}$ , unless otherwise noted.)


**FULL-SCALE ERROR AND GAIN ERROR vs. TEMPERATURE**




**SUPPLY CURRENT vs. TEMPERATURE (PIN UNDRIVEN FOR INTERNAL REF MODES)**




**SUPPLY CURRENT vs. SUPPLY VOLTAGE (2.048V INTERNAL REFERENCE)**




**SUPPLY CURRENT vs. SUPPLY VOLTAGE (2.500V INTERNAL REFERENCE)**




**SUPPLY CURRENT vs. SUPPLY VOLTAGE (4.096V INTERNAL REFERENCE)**




**POWER-DOWN MODE SUPPLY CURRENT vs. SUPPLY VOLTAGE**



**SUPPLY CURRENT vs. CODE (FOR INTERNAL REF, PIN IS UNDRIVEN)**



**IREF (EXTERNAL) vs. CODE**









# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### Typical Operating Characteristics (continued)

(MAX5805, 12-bit performance,  $T_A = +25^\circ\text{C}$ , unless otherwise noted.)




# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface


### Typical Operating Characteristics (continued)

(MAX5805, 12-bit performance,  $T_A = +25^\circ\text{C}$ , unless otherwise noted.)


**DIGITAL FEEDTHROUGH**  
( $V_{DD} = V_{REF} = 5\text{V}$ ,  $R_L = 2\text{k}\Omega$ ,  $C_L = 200\text{pF}$ )




**OUTPUT LOAD REGULATION**




**OUTPUT CURRENT LIMITING**




**HEADROOM AT RAILS vs. OUTPUT CURRENT ( $V_{DD} = V_{REF}$ )**




**NOISE-VOLTAGE DENSITY vs. FREQUENCY (DAC AT MIDSCALE)**



**0.1Hz TO 10Hz OUTPUT NOISE, EXTERNAL REFERENCE ( $V_{DD} = 5\text{V}$ ,  $V_{REF} = 4.5\text{V}$ )**



**0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE ( $V_{DD} = 5\text{V}$ ,  $V_{REF} = 2.048\text{V}$ )**









# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### Typical Operating Characteristics (continued)


(MAX5805, 12-bit performance,  $T_A = +25^\circ\text{C}$ , unless otherwise noted.)



# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### Pin Configurations



### Pin Description

PIN	NAME	FUNCTION
1	$\overline{\text{AUX}}$	Active-Low Auxilliary Asynchronous Input. User Configurable, see Table 7. If not using the $\overline{\text{AUX}}$ functions, connect this input to V <sub>DDIO</sub> .
2	$\overline{\text{LDAC}}$	Dedicated Active-Low Asynchronous Load DAC
3	ADDR	I <sup>2</sup> C Interface Address Selection
4	SCL	I <sup>2</sup> C Interface Clock Input
5	SDA	I <sup>2</sup> C Bidirectional Serial Data
6	V <sub>DDIO</sub>	Digital Interface Power-Supply Input
7	V <sub>DD</sub>	Supply Voltage Input. Bypass V <sub>DD</sub> with a 0.1μF capacitor to GND.
8	GND	Ground
9	OUT	Buffered DAC Output
10	REF	Reference Voltage Input/Output
—	EP	Exposed Pad (TDFN Only). Connect to ground.

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### Detailed Description

The MAX5803/MAX5804/MAX5805 are single-channel, low-power, 8-/10-/12-bit voltage-output digital-to-analog converters (DACs) with an internal output buffer. The wide supply voltage range of 2.7V to 5.5V and low power consumption accommodate low-power and low-voltage applications. The devices present a 100k $\Omega$  (typ) load to the external reference. The internal output buffer allows rail-to-rail operation. An internal voltage reference is available with software selectable options of 2.048V, 2.500V, or 4.096V. The devices feature a fast 400kHz I<sup>2</sup>C-compatible interface. The MAX5803/MAX5804/MAX5805 include a serial-in/parallel-out shift register, internal CODE and DAC registers, a power-on-reset (POR) circuit to initialize the DAC output to code zero, and control logic. A user-configurable  $\overline{\text{AUX}}$  pin is available to asynchronously clear or gate the device output independent of the serial interface.

### DAC Output (OUT)

The MAX5803/MAX5804/MAX5805 include an internal buffer on the DAC output. The internal output buffer provides improved load regulation for the DAC output. The output buffer slews at 1V/ $\mu\text{s}$  (typ) and drives up to 2k $\Omega$  in parallel with 500pF. The analog supply voltage ( $V_{\text{DD}}$ ) determines the maximum output voltage range of the devices as  $V_{\text{DD}}$  powers the output buffer. Under no-load conditions, the output buffer drives from GND to  $V_{\text{DD}}$ , subject to offset and gain errors. With a 2k $\Omega$  load to GND, the output buffer drives from GND to within and 200mV of  $V_{\text{DD}}$ . With a 2k $\Omega$  load to  $V_{\text{DD}}$ , the output buffer drives from  $V_{\text{DD}}$  to within 200mV of GND.

The DAC ideal output voltage is defined by:

$$V_{\text{OUT}} = V_{\text{REF}} \times \frac{D}{2^N}$$

Where D = code loaded into the DAC register,  $V_{\text{REF}}$  = reference voltage, N = resolution.

### Internal Register Structure

The user interface is separated from the DAC logic to minimize digital feedthrough. Within the serial interface is an input shift register, the contents of which can be routed to control registers or the DAC itself, as determined by the user command.

Within the device there is a CODE register followed by a DAC Latch register (see the [Functional Diagram](#)).

The contents of the CODE register hold pending DAC output settings which can later be loaded into the DAC registers. The CODE register can be updated using both CODE and CODE\_LOAD user commands. The contents of the DAC register hold the current DAC output settings. The DAC register can be updated directly from the serial interface using the CODE\_LOAD commands or can upload the current contents of the CODE register using LOAD commands or the  $\overline{\text{LDAC}}$  input.

The contents of both CODE and DAC registers are maintained during all software power-down states, so that when the DAC is returned to a normal operating mode, it returns to its previously stored output settings. Any CODE or LOAD commands issued during software power-down states continue to update the register contents. The SW\_CLEAR command clears the contents of the CODE and DAC registers to the user-programmable default values. The SW\_RESET command resets all configuration registers to their power-on default states, while resetting the CODE and DAC registers to zero scale.

### Internal Reference

The MAX5803/MAX5804/MAX5805 include an internal precision voltage reference that is software selectable to be 2.048V, 2.500V, or 4.096V. When an internal reference is selected, that voltage is available on the REF pin for other external circuitry (see the [Typical Operating Circuits](#)) and can drive a 25k $\Omega$  load.

### External Reference

The external reference input features a typical input impedance of 100k $\Omega$  and accepts an input voltage from +1.24V to  $V_{\text{DD}}$ . Connect an external voltage supply between REF and GND to apply an external reference. The MAX5803/4/5 power up and reset to external reference mode. Visit [www.maximintegrated.com/products/references](http://www.maximintegrated.com/products/references) for a list of available external voltage-reference devices.

### $\overline{\text{AUX}}$ Input

The MAX5803/MAX5804/MAX5805 provide an asynchronous  $\overline{\text{AUX}}$  (active-low) input. Use the CONFIG command to program the device to use the input in one of the following modes: CLR (default), GATE, or disabled. If not using the  $\overline{\text{AUX}}$  functions, connect this input to  $V_{\text{DDIO}}$ .

### $\overline{\text{CLR}}$ Mode

In  $\overline{\text{CLR}}$  mode, the  $\overline{\text{AUX}}$  input performs an asynchronous level sensitive CLEAR operation when pulled low. If  $\overline{\text{CLR}}$  is configured and asserted, all CODE and DAC



# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

data registers are cleared to their default/return values as defined by the configuration settings. Other user-configuration settings are not affected.

Some I<sup>2</sup>C interface commands are gated by  $\overline{\text{CLR}}$  activity during the transfer sequence. If  $\overline{\text{CLR}}$  is issued during a command write sequence, any gated commands within the sequence are ignored. If  $\overline{\text{CLR}}$  is issued during an I<sup>2</sup>C command read sequence, the exchange continues as normal, however the data read back may be stale. The user may determine the state of the  $\overline{\text{CLR}}$  input by issuing a status read. In all cases, the I<sup>2</sup>C interface continues to function according to protocol, however slave ACK pulses beyond the command acknowledge are not sent for gated write commands (notifying the  $\mu\text{P}$  that these instructions are being ignored). Any non-gated commands appearing in the transfer sequence are fully acknowledged and executed. In order for the gating condition to be removed, remove  $\overline{\text{CLR}}$  prior to a recognized START condition, meeting  $t_{\text{CLRSTA}}$  requirements.

### **$\overline{\text{GATE}}$ Mode**

Use of the  $\overline{\text{GATE}}$  mode provides a means of momentarily holding the DAC in a user-selectable default/return state, returning the DAC to the last programmed state upon removal. The MAX5803/MAX5804/MAX5805 also feature a software-accessible GATE command. While asserted in  $\overline{\text{GATE}}$  mode, the  $\overline{\text{AUX}}$  pin does not interfere with RETURN, CODE, or DAC register updates and related load activity. The user may determine the gate status of the device by issuing a status read. I<sup>2</sup>C readbacks of CODE and DAC register content while gated continue to return the current register values, which may differ from the actual DAC output level.

### **$\overline{\text{LDAC}}$ Input**

The MAX5803/MAX5804/MAX5805 provide a dedicated asynchronous  $\overline{\text{LDAC}}$  (active-low) input. The  $\overline{\text{LDAC}}$  input performs an asynchronous level sensitive LOAD operation when pulled low. Use of the  $\overline{\text{LDAC}}$  input mode provides a means of updating multiple devices together as a group. Users wishing to control the DAC update instance independently of the I/O instruction should hold  $\overline{\text{LDAC}}$  high during programming cycles. Once programming is complete,  $\overline{\text{LDAC}}$  may be strobed and the new CODE register content is loaded into the DAC latch output. Users wishing to load new DAC data in direct response to I/O CODE register activity should connect  $\overline{\text{LDAC}}$  permanently low; in this configuration, the MAX5803/

MAX5804/MAX5805 DAC output updates in response to each completed I/O CODE instruction update edge. A software LOAD command is also provided.

The  $\overline{\text{LDAC}}$  operation does not interact with the user interface directly. However, in order to achieve the best possible glitch performance, timing with respect to the interface update edge should follow  $t_{\text{LDH}}$  specifications when issuing CODE commands. Using the software LOAD command with the Broadcast ID provides a software-based means of synchronously updating several MAX5803/MAX5804/MAX5805 devices on a shared bus.

### **$V_{\text{DDIO}}$ Input**

The MAX5803/MAX5804/MAX5805 feature a separate supply pin ( $V_{\text{DDIO}}$ ) for the digital interface (1.8V to 5.5V). If present, connect  $V_{\text{DDIO}}$  to the I/O supply of the host processor.

### **I<sup>2</sup>C Serial Interface**

The MAX5803/MAX5804/MAX5805 feature an I<sup>2</sup>C-/SMBus™-compatible, 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL enable communication between the MAX5803/MAX5804/MAX5805 and the master at clock rates up to 400kHz. [Figure 1](#) shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the MAX5803/MAX5804/MAX5805 by transmitting the proper slave address followed by the command byte and then the data word. Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition and a STOP (P) condition. Each word transmitted to the MAX5803/MAX5804/MAX5805 is 8 bits long and is followed by an acknowledge clock pulse.

A master reading data from the MAX5803/MAX5804/MAX5805 must transmit the proper slave address followed by a series of nine SCL pulses for each byte of data requested. The MAX5803/MAX5804/MAX5805 transmit data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START or Repeated START condition, a not acknowledge, and a STOP condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically 4.7k $\Omega$  is required on SDA. SCL operates only as an input. A pullup resistor, typically 4.7k $\Omega$ , is required on SCL if there are multiple masters on the bus, or if the single master has an open-drain SCL output.

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX5803/MAX5804/MAX5805 from high voltage spikes on the bus lines and minimize crosstalk and undershoot of the bus signals. The MAX5803/MAX5804/MAX5805 can accommodate bus voltages higher than  $V_{DD}$  up to a limit of 5.5V; bus voltages lower than  $V_{DD}$  are not recommended and may result in significantly increased interface currents. The MAX5803/MAX5804/MAX5805 digital inputs are double buffered. Depending on the command issued through the serial interface, the CODE register(s) can be loaded without affecting the DAC register(s) using the write command. To update the DAC registers, either drive the  $\overline{AUX}$  input low while in  $\overline{LDAC}$  mode to asynchronously update the DAC output, or use the software LOAD command.

### I<sup>2</sup>C START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 2). A START condition from the master signals the beginning of a transmission to the MAX5803/MAX5804/MAX5805. The master terminates transmission and frees the bus by issuing a STOP condition. The bus remains active if a Repeated START condition is generated instead of a STOP condition.

### I<sup>2</sup>C Early STOP and Repeated START Conditions

The MAX5803/MAX5804/MAX5805 recognize a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. Transmissions ending in an early STOP condition do not impact the internal device settings. If STOP occurs during a readback byte, the transmission is terminated and a later read mode request begins transfer of the requested register data from the beginning (this applies to combined format I<sup>2</sup>C read

mode transfers only, interface verification mode transfers will be corrupted, see Figure 2.)

### I<sup>2</sup>C Slave Address

The slave address is defined as the seven most significant bits (MSBs) followed by the R/W bit. See Figure 4. The five most significant bits are 00110 with the 2 LSBs determined by ADDR as shown in Table 1. Setting the R/W bit to 1 configures the MAX5803/MAX5804/MAX5805 for read mode. Setting the R/W bit to 0 configures the MAX5803/MAX5804/MAX5805 for write mode. The slave address is the first byte of information sent to the MAX5803/MAX5804/MAX5805 after the START condition.

The MAX5803/MAX5804/MAX5805 have the ability to detect an unconnected state on the ADDR input for additional address flexibility; if leaving the ADDR input unconnected, be certain to minimize all loading on the pin (i.e. provide a landing for the pin, but do not allow any board traces). Using the ADDR input, up to three devices can be run on a single I<sup>2</sup>C bus

**Table 1. I<sup>2</sup>C Slave Address LSBs**

A[6:2] = 00110		
ADDR	A1	A0
$V_{DD}$	1	1
N.C.	1	0
GND	0	0




Figure 2. I<sup>2</sup>C START, Repeated START, and STOP Conditions

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### I<sup>2</sup>C Broadcast Address

A broadcast address is provided for the purpose of updating or configuring all MAX5803/MAX5804/MAX5805 devices on a given I<sup>2</sup>C bus. All MAX5803/MAX5804/MAX5805 devices acknowledge and respond to the broadcast device address 00110010. The broadcast mode is intended for use in write mode only (as indicated by  $R/\overline{W} = 0$  in the address given).

### I<sup>2</sup>C Acknowledge

In write mode, the acknowledge bit (ACK) is a clocked 9th bit that the MAX5803/MAX5804/MAX5805 use to handshake receipt of each byte of data as shown in Figure 3. The MAX5803/MAX5804/MAX5805 pull down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master will retry communication.

In read mode, the master pulls down SDA during the 9th clock cycle to acknowledge receipt of data from the MAX5803/MAX5804/MAX5805. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the MAX5803/MAX5804/MAX5805, followed by a STOP condition.

### I<sup>2</sup>C Command Byte and Data Bytes

A command byte follows the slave address. A command byte is typically followed by two data bytes unless it is the last byte in the transmission. If data bytes follow the command byte, the command byte indicates the address of the register that is to receive the following two data bytes. The data bytes are stored in a temporary

register and then transferred to the appropriate register during the ACK periods between bytes. This avoids any glitching or digital feedthrough to the DAC while the interface is active.

### I<sup>2</sup>C Write Operations

A master device communicates with the MAX5803/MAX5804/MAX5805 by transmitting the proper slave address followed by command and data words. Each transmit sequence is framed by a START or Repeated START condition and a STOP condition as described above. Each word is 8 bits long and is always followed by an acknowledge clock (ACK) pulse as shown in Figure 4 and Figure 5. The first byte contains the address of the MAX5803/MAX5804/MAX5805 with  $R/\overline{W} = 0$  to indicate a write. The second byte contains the register (or command) to be written and the third and fourth bytes contain the data to be written. By repeating the register address plus data pairs (Byte #2 through Byte #4 in Figure 4 and Figure 5), the user can perform multiple register writes using a single I<sup>2</sup>C command sequence. There is no limit as to how many registers the user can write with a single command. The MAX5803/MAX5804/MAX5805 support this capability for all user-accessible write mode commands.

### Combined Format I<sup>2</sup>C Readback Operations

Each readback sequence is framed by a START or Repeated START condition and a STOP condition. Each word is 8 bits long and is followed by an acknowledge clock pulse as shown in Figure 6. The first byte contains the address of the MAX5803/MAX5804/MAX5805 with  $R/\overline{W} = 0$  to indicate a write. The second byte contains the register that is to be read back. There is a Repeated START condition, followed by the device address with  $R/\overline{W} = 1$  to indicate a read and an acknowledge clock. The master has control of the SCL line but the MAX5803/MAX5804/MAX5805 take over the SDA line. The final two bytes in the frame contain the register data readback followed by a STOP condition. If additional bytes beyond those required to readback the requested data are provided, the MAX5803/MAX5804/MAX5805 will continue to readback ones. Readback of the RETURN register is supported for the RETURN command ( $B[23:20] = 0111$ ). Readback of the CODE register is supported for the CODE command ( $B[23:20] = 1000$ ). Readback of the DAC register is supported for all LOAD commands ( $B[23:20] = 1001, 1010, \text{ or } 1011$ ).




Figure 3. I<sup>2</sup>C Acknowledge

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

Readback of all other registers is not directly supported. All requests to read unsupported registers read back the device's current status and configuration settings as shown in [Table 2](#). The status register contains information on the current clear, gate, and load status of the device (with a one indicating an asserted status), as well as user configuration settings for the reference, power-down, AUX mode, and default operation.

### Interface Verification I<sup>2</sup>C Readback Operations

While the MAX5803/MAX5804/MAX5805 support standard I<sup>2</sup>C readback of selected registers, it is also capable of functioning in an interface verification mode. This mode is accessed any time a readback operation follows an executed write mode command. In this mode, the last executed three-byte command is read back in its entirety. This behavior allows verification of the interface.




Figure 4. I<sup>2</sup>C Single Register Write Sequence




Figure 5. Multiple Register Write Sequence (Standard I<sup>2</sup>C Protocol)

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

Sample command sequences are shown in Figure 7. The first command transfer is given in write mode with R/W = 0 and must be run to completion to qualify for interface verification readback. There is now a STOP/START pair or Repeated START condition required, followed by the readback transfer with R/W = 1 to indicate a read and an acknowledge clock from the MAX5803/MAX5804/MAX5805. The master still has control of the SCL line but the MAX5803/MAX5804/MAX5805 take over the SDA line. The final three bytes in the frame contain the command and register data written in the first transfer presented for readback, followed by a STOP condition. If additional bytes beyond those required to read back the requested

data are provided, the MAX5803/MAX5804/MAX5805 will continue to read back ones.

It is not necessary for the write and read mode transfers to occur immediately in sequence. I<sup>2</sup>C transfers involving other devices do not impact the MAX5803/MAX5804/MAX5805 readback mode. Toggling between readback modes is based on the length of the preceding write mode transfer. Combined format I<sup>2</sup>C readback operation is resumed if a write command greater than two bytes but less than four bytes is supplied. For commands written using multiple register write sequences, only the last command executed is read back. For each command written, the readback sequence can only be completed




Figure 6. Standard I<sup>2</sup>C Register Read Sequence

Table 2. Standard I<sup>2</sup>C User Readback Data

COMMAND BYTE (REQUEST)								READBACK DATA HIGH BYTE								READBACK DATA LOW BYTE							
B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	X	X	X	X	0	1	0	1	0	REV_ID[2:0] (000)		PART_ID[7:0] MAX5803 = 0x8A MAX5804 = 0x92 MAX5805 = 0x82								
0	1	1	1	X	X	X	X	RETURN[11:4]								RETURN[3:0]		0	0	0	0		
1	0	0	0	X	X	X	X	CODE[11:4]								CODE[3:0]		0	0	0	0		
1	0	0	1	X	X	X	X	DAC[11:4]								DAC[3:0]		0	0	0	0		
1	0	1	0	X	X	X	X	DAC[11:4]								DAC[3:0]		0	0	0	0		
1	0	1	1	X	X	X	X	DAC[11:4]								DAC[3:0]		0	0	0	0		
Any other command								CLR	LOAD	GATE	1	RF[3:0]		PD[1:0]		AB[2:0]		DF[2:0]					

Table 3. DAC Data Bit Positions

PART	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
MAX5803	D7	D6	D5	D4	D3	D2	D1	D0	X	X	X	X	X	X	X	X
MAX5804	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	X	X	X	X	X	X
MAX5805	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	X	X	X	X

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

one time; partial and/or multiple attempts to readback executed in succession will not yield usable data.

### I<sup>2</sup>C Compatibility

The MAX5803/MAX5804/MAX5805 are fully compatible with existing I<sup>2</sup>C systems. SCL and SDA are high-impedance inputs; SDA provides an open drain which pulls the data line low to transmit data or ACK pulses. [Figure 8](#) shows a typical I<sup>2</sup>C application.

### I<sup>2</sup>C User-Command Register Map

This section lists the user-accessible commands and registers for the MAX5803/MAX5804/MAX5805.

[Table 4](#) provides detailed information about the I<sup>2</sup>C Command Registers.




Figure 7. Interface Verification I<sup>2</sup>C Register Read Sequences

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### CODE Command

The CODE command (B[23:20] = 1000) updates the CODE register content for the DAC. Changes to the CODE register content based on this command will not affect the DAC output directly unless the  $\overline{\text{LDAC}}$  input is in a low state. Otherwise, a subsequent hardware or software LOAD operation will be required to move this content to the active DAC latch. This command is gated when  $\overline{\text{CLR}}$  is asserted, updates to this register are ignored while the register is being cleared. See [Table 3](#) and [Table 4](#).

### LOAD Command

The LOAD command (B[23:20] = 1001) updates the DAC latch register content by uploading the current contents of the CODE register. This command is gated when  $\overline{\text{CLR}}$  is asserted, updates to this register are ignored while the register is being cleared. See [Table 3](#) and [Table 4](#).

### CODE\_LOAD Command

The CODE\_LOAD command (B[23:20] = 1010 and 1011) updates the CODE register contents as well as the DAC register content of the DAC. This command is gated when  $\overline{\text{CLR}}$  is asserted, updates to these registers are ignored while the register is being cleared. See [Table 3](#)




Figure 8. Typical I<sup>2</sup>C Application Circuit

**MAX5803/MAX5804/MAX5805**  
**Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output**  
**Voltage DACs with Internal Reference and I<sup>2</sup>C Interface**

**Table 4. I<sup>2</sup>C Commands Summary**

COMMAND	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	DESCRIPTION			
<b>DAC COMMANDS</b>																												
CODE	1	0	0	0	X	X	X	X	CODE REGISTER DATA[11:4]								CODE REGISTER DATA[3:0]				X	X	X	X	Writes data to the CODE register			
LOAD	1	0	0	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Transfers data from the CODE registers to the DAC register		
CODE_LOAD	1	0	1	0	X	X	X	X	CODE AND DAC REGISTER DATA[11:4]								CODE AND DAC REGISTER DATA[3:0]				X	X	X	X	Simultaneously writes data to the CODE register while updating DAC register			
CODE_LOAD	1	0	1	1	X	X	X	X	CODE AND DAC REGISTER DATA[11:4]								CODE AND DAC REGISTER DATA[3:0]				X	X	X	X	Simultaneously writes data to the CODE register while updating DAC register			
RETURN	0	1	1	1	X	X	X	X	RETURN REGISTER DATA[11:4]								RETURN REGISTER DATA[3:0]				X	X	X	X	Updates the RETURN register contents for the DAC			



# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

Maxim Integrated

**Table 4. I<sup>2</sup>C Commands Summary (continued)**

COMMAND	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	DESCRIPTION
<b>CONFIGURATION COMMANDS</b>																									
REF	0	0	1	0	0 = No Drive 1 = Drive PIn	0 = Default 1 = Always ON	Ref Mode 00 = EXT 01 = 2.5V 10 = 2.0V 11 = 4.1V			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Sets the reference operating mode.
SOFTWARE	0	0	1	1	X	Type: 000 = END 001 = GATE 100 = CLR 101 = RST Other = No Effect			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Executes a software operation of the type chosen	
POWER	0	1	0	0	X	X	X	X	X	X	X	X	X	X	X	X	<b>Power Mode:</b> 00 = DAC 01 = 1kΩ 10 = 100kΩ 11 = HiZ			X	X	X	X	X	Sets the Power mode
CONFIG	0	1	0	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	<b>AUX Mode:</b> 011 = GATE 110 = CLEAR 111 = NONE Other = No Effect			X	X	X	Updates the function of the AUX input
DEFAULT	0	1	1	0	X	X	X	X	X	X	X	X	X	X	X	X	<b>Default Values:</b> 000 = POR 001 = ZERO 010 = MID 011 = FULL 100 = RETURN Other = No Effect			X	X	X	X	Sets the default value for the DAC	
<b>NO OPERATION COMMANDS</b>																									
No Operation	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	These commands will have no effect on the part.
	1	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
<b>Reserved Commands:</b> Any commands not specifically listed above are reserved for Maxim internal use only.																									

# MAX5803/MAX5804/MAX5805

## Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I<sup>2</sup>C Interface

### REF Command

The REF (B[23:20] = 0010) command updates the global reference setting used for the DAC. Set B[17:16] = 00 to use an external reference for the DAC or set B[17:16] to 01, 10, or 11 to select either the 2.5V, 2.048V, or 4.096V internal reference, respectively.

If RF3 (B19) is set to zero (default) in the REF command, the REF I/O will not be driven by the internal reference circuit, saving current. If RF3 is set to one, the REF I/O will be driven by the internal reference circuit, consuming an additional 25µA (typ) of current when the reference is powered; when the reference is powered down, the REF I/O will be high-impedance.

If RF2 (B18) is set to zero (default) in the REF command, the reference will be powered down any time the DAC is powered down (in STANDBY mode). If RF2 (B18) is set to one, the reference will remain powered even if the DAC is powered down, allowing continued operation of external circuitry. In this mode, the 1µA shutdown state is not available. See [Table 5](#).

### SOFTWARE Commands

The SOFTWARE (B[23:20] = 0011) commands provide a means of issuing several flexible software actions. See [Table 6](#).

The SOFTWARE Command Action Mode is selected by B[18:16]:

- END (000): Used to end any active gate operation, returning to normal operation (default).
- GATE (001): DAC contents will be gated to their DEFAULT selected values until the gate condition is removed.
- CLEAR (100): All CODE and DAC contents will be cleared to their DEFAULT selected values.
- RESET (101): All CODE, DAC, RETURN, and configuration registers reset to their power-up defaults (including REF, POWER, and CONFIG settings), simulating a power cycle reset.
- OTHER: No effect.

**Table 5. REF (0010) Command Format**

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
0	0	1	0	RF3	RF2	RF1	RF0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
REF COMMAND				0 = REF Not Driven 1 = REF Driven	0 = Off in Standby 1 = On in Standby	Ref Mode: 00 = EXT 01 = 2.5V 10 = 2.0V 11 = 4.0V				Don't Care						Don't Care							
DEFAULT VALUES				0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
COMMAND BYTE								DATA HIGH BYTE								DATA LOW BYTE							

**Table 6. SOFTWARE (0011) Command Format**

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
0	0	1	1	X	SW2	SW1	SW0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
SOFTWARE COMMANDS				Don't Care		Mode: 000: END 001: GATE 100: CLR 101: RST Other: No Effect				Don't Care						Don't Care							
DEFAULT VALUES				X	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
COMMAND BYTE								DATA HIGH BYTE								DATA LOW BYTE							