imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

General Description

The MAX5813/MAX5814/MAX5815 4-channel, low-power, 8-/10-/12-bit, voltage-output digital-to-analog converters (DACs) include output buffers and an internal reference that is selectable to be 2.048V, 2.500V, or 4.096V. The MAX5813/MAX5814/MAX5815 accept a wide supply voltage range of 2.7V to 5.5V with extremely low power (3mW) consumption to accommodate most low-voltage applications. A precision external reference input allows rail-to-rail operation and presents a 100k Ω (typ) load to an external reference.

The MAX5813/MAX5814/MAX5815 have an I²C-compatible, 2-wire interface that operates at clock rates up to 400kHz. The DAC output is buffered and has a low supply current of less than 250µA per channel and a low offset error of \pm 0.5mV (typ). On power-up, the MAX5813/ MAX5814/MAX5815 reset the DAC outputs to zero, providing additional safety for applications that drive valves or other transducers which need to be off on power-up. The internal reference is initially powered down to allow use of an external reference. The MAX5813/MAX5814/ MAX5815 allow simultaneous output updates using software LOAD commands or the hardware load DAC logic input (\overline{LDAC}).

A clear logic input ($\overline{\text{CLR}}$) allows the contents of the CODE and the DAC registers to be cleared asynchronously and sets the DAC outputs to zero. The MAX5813/MAX5814/ MAX5815 are available in a 14-pin TSSOP and an ultrasmall, 12-bump WLP package and are specified over the -40°C to +125°C temperature range.

Applications

Programmable Voltage and Current Sources


- Gain and Offset Adjustment
- Automatic Tuning and Optical Control
- Power Amplifier Control and Biasing
- Process Control and Servo Loops
- Portable Instrumentation
- Data Acquisition

Ordering Information appears at end of data sheet.

Benefits and Features

- - ♦ ±1 LSB INL Buffered Voltage Output
 - ♦ Guaranteed Monotonic Over All Operating Conditions
 - \diamond Independent Mode Settings for Each DAC
- Internal Output Buffer
 Rail-to-Rail Operation with External Reference
 - ♦ 4.5µs Settling Time
 - \diamond Outputs Directly Drive 2k Ω Loads
- Small 5mm x 4.4mm 14-Pin TSSOP or Ultra-Small 1.6mm x 2.2mm 12-Bump WLP Package
- ♦ Wide 2.7V to 5.5V Supply Range
- ♦ Separate 1.8V to 5.5V V_{DDIO} Power-Supply Input
- Fast 400kHz I²C-Compatible, 2-Wire Serial Interface
- Power-On-Reset to Zero-Scale DAC Output
- ◆ LDAC and CLR For Asynchronous Control
- Three Software-Selectable Power-Down Output Impedances
 - \diamond 1k Ω , 100k Ω , or High Impedance

Functional Diagram



For related parts and recommended products to use with this part, refer to: www.maximintegrated.com/MAX5813.related

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

WLP

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TSSOP

 Junction-to-Ambient Thermal Resistance (θ_{JA}) (Note 2).....62°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

Note 2: Visit <u>www.maximintegrated.com/app-notes/index.mvp/id/1891</u> for information about the thermal performance of WLP packaging.

ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
DC PERFORMANCE (Note 4)			·			•
		MAX5813	8			
Resolution and Monotonicity	N	MAX5814	10			Bits
		MAX5815	12			
		MAX5813	-0.25	±0.05	+0.25	
Integral Nonlinearity (Note 5)	INL	MAX5814	-0.5	±0.25	+0.5	LSB
		MAX5815	-1	±0.5	+1	
		MAX5813	-0.25	±0.05	+0.25	
Differential Nonlinearity (Note 5)	DNL	MAX5814	-0.5	±0.1	+0.5	LSB
		MAX5815	-1	±0.2	+1	
Offset Error (Note 6)	OE		-5	±0.5	+5	mV
Offset Error Drift				±10		µV/°C
Gain Error (Note 6)	GE		-1.0	±0.1	+1.0	%FS
Gain Temperature Coefficient		With respect to V _{REF}		±3.0		ppm of FS/°C
Zero-Scale Error			0		10	mV
Full-Scale Error		With respect to V _{REF}	-0.5		+0.5	%FS

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	ТҮР	MAX	UNITS
DAC OUTPUT CHARACTERIST	ics						
		No load		0		V _{DD}	
Output Voltage Range (Note 7)		$2k\Omega$ load to GND		0		V _{DD} - 0.2	V
		2k Ω load to V_DD		0.2		V _{DD}	
			$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		300		
Load Regulation		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $ I_{OUT} \le 10mA$		300		μV/mA
			$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		0.3		
DC Output Impedance		$V_{OUT} = V_{FS}/2$	$\label{eq:VDD} \begin{array}{l} V_{DD} = 5V \pm 10\%, \\ II_{OUT}I \leq 10mA \end{array}$		0.3		Ω
Maximum Capacitive Load Handling	CL				500		pF
Resistive Load Handling	RL			2			kΩ
Short-Circuit Output Current		V _{DD} = 5.5V	Sourcing (output shorted to GND)		30		
Short-Circuit Output Current		VDD = 5.5V	Sinking (output shorted to V _{DD})		50		mA
DC Power-Supply Rejection		$V_{DD} = 3V \pm 10\% \text{ o}$	r 5V ±10%		100		μV/V
DYNAMIC PERFORMANCE							
Voltage-Output Slew Rate	SR	Positive and negat	ive		1.0		V/µs
		1/4 scale to 3/4 scale	e, to \leq 1 LSB, MAX5813		2.2		
Voltage-Output Settling Time		1/4 scale to 3/4 scale	e, to \leq 1 LSB, MAX5814		2.6		μs
		1/4 scale to 3/4 scale	e, to \leq 1 LSB, MAX5815		4.5		
DAC Glitch Impulse		Major code transiti	ion		7		nV*s
Channel-to-Channel		External reference			3.5		nV*s
Feedthrough (Note 8)		Internal reference			3.3		110 5
Digital Feedthrough		Code = 0, all digita	al inputs from 0V to		0.2		nV*s
Power-Up Time		Startup calibration	time (Note 9)		200		μs
		From power-down			50		μs

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL	CON	DITIONS	MIN T	YP MAX	UNITS
			f = 1kHz		90	
		External reference	f = 10 kHz		82	1
		2.048V internal	f = 1kHz	1	112	1
Output Voltage-Noise Density		reference	f = 10kHz	1	102	-
(DAC Output at Midscale)		2.5V internal	f = 1kHz	1	125	- nV/√Hz
		reference	f = 10 kHz	1	110	-
		4.096V internal	f = 1kHz	1	160	1
		reference	f = 10 kHz	1	145	
			f = 0.1Hz to 10Hz		12	
		External reference	f = 0.1Hz to $10kHz$		76	1
			f = 0.1Hz to 300kHz	3	385	1
			f = 0.1Hz to 10Hz		14	1
		2.048V internal	f = 0.1Hz to $10kHz$		91	1
Integrated Output Noise		reference	f = 0.1Hz to 300kHz	4	150	
(DAC Output at Midscale)			f = 0.1Hz to 10Hz		15	μV _{P-P}
		2.5V internal	f = 0.1Hz to $10kHz$		99	1
		reference	f = 0.1Hz to 300kHz	4	170	1
			f = 0.1Hz to 10Hz		16	1
		4.096V internal	f = 0.1Hz to $10kHz$	1	124	1
		reference	f = 0.1Hz to 300kHz	4	190	1
			f = 1kHz	1	114	
		External reference	f = 10 kHz		99	1
		2.048V internal	f = 1kHz	1	175	
Output Voltage-Noise Density		reference	f = 10kHz	1	153	-
(DAC Output at Full Scale)		2.5V internal	f = 1kHz	2	200	- nV/√Hz
		reference	f = 10kHz	1	174	1
		4.096V internal	f = 1kHz	2	295	1
		reference	f = 10kHz	2	255	1
			f = 0.1Hz to 10Hz		13	
		External reference	f = 0.1Hz to $10kHz$		94	1
			f = 0.1Hz to 300kHz	5	540	1
			f = 0.1Hz to 10Hz		19	
		2.048V internal	f = 0.1Hz to $10kHz$	1	143	1
Integrated Output Noise		reference	f = 0.1Hz to 300kHz	6	685	
(DAC Output at Full Scale)			f = 0.1Hz to 10Hz		21	- μV _{P-P}
		2.5V internal	f = 0.1Hz to $10kHz$	1	159	1
		reference	f = 0.1Hz to 300kHz		705	1
			f = 0.1Hz to 10Hz		26	1
		4.096V internal	f = 0.1Hz to $10kHz$	2	213	1
		I reterence	f = 0.1Hz to 300kHz		750	1

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL	CON	DITIONS	MIN	ТҮР	MAX	UNITS
REFERENCE INPUT		1		I			
Reference Input Range	V _{REF}			1.24		V _{DD}	V
Reference Input Current	I _{REF}	$V_{\text{REF}} = V_{\text{DD}} = 5.5 \text{V}$			55	74	μA
Reference Input Impedance	R _{REF}			75	100		kΩ
REFERENCE OUPUT				!			
		V _{REF} = 2.048V, T _A =	= +25°C	2.043	2.048	2.053	
Reference Output Voltage	V _{REF}	$V_{REF} = 2.5V, T_A = +$	-25°C	2.494	2.500	2.506	V
		$V_{REF} = 4.096V, T_{A} =$	= +25°C	4.086	4.096	4.106	1
Reference Temperature		MAX5815A			±3.7	±10	nnm/°C
Coefficient (Note 10)		MAX5813/MAX5814	/MAX5815B		±10	±25	- ppm/°C
Reference Drive Capacity		External load			25		kΩ
Reference Capacitive Load					200		pF
Reference Load Regulation		$I_{\text{SOURCE}} = 0 \text{ to } 500$	μA		2		mV/mA
Reference Line Regulation					0.05		mV/V
POWER REQUIREMENTS							
Supply Voltage		$V_{REF} = 4.096V$		4.5		5.5	- V
Supply Voltage	V _{DD}	All other options		2.7		5.5	
I/O Supply Voltage	V _{DDIO}			1.8		5.5	V
			$V_{REF} = 2.048 V$		0.93	1.25	
		Internal reference	$V_{REF} = 2.5 V$		0.98	1.30	
Supply Current (Note 11)	I _{DD}		$V_{REF} = 4.096 V$		1.16	1.50	mA
		External reference	$V_{REF} = 3V$		0.85	1.15	
			$V_{\text{REF}} = 5V$		1.10	1.40	
Interface Supply Current (Note 11)	IDDIO					1	μA
		All DACs off, interna	al reference ON		140		
Power-Down Mode Supply	I _{PD}	All DACs off, interna $T_A = -40^{\circ}C$ to $+85^{\circ}C$			0.5	1	μΑ
Current		All DACs off, interna $T_A = +125^{\circ}C$			1.2	2.5	
DIGITAL INPUT CHARACTERI	STICS (SCL, S	SDA, ADDR0, ADDR1	, LDAC, CLR)	I			1
		$2.2V < V_{DDIO} < 5.5V$	· · ·	0.7 x V _{DDIO}			V
Input High Voltage (Note 11)	VIH	1.8V < V _{DDIO} < 2.2V	V	0.8 x V _{DDIO}			V

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
		2.2V < V _{DDIO} < 5.5V			0.3 x V _{DDIO}	
Input Low Voltage (Note 11)	VIL				0.2 x	V
		1.8V < V _{DDIO} < 2.2V			V _{DDIO}	
Hysteresis Voltage	V _H			0.15		V
Input Leakage Current	I _{IN}	$V_{IN} = 0V \text{ or } V_{DDIO} \text{ (Note 11)}$		±0.1	±1	μA
Input Capacitance (Note 10)	C _{IN}				10	pF
ADDR_ Pullup/Pulldown Strength	R_{PU}, R_{PD}	(Note 12)	30	50	90	kΩ
DIGITAL OUTPUT (SDA)						
Output Low Voltage	V _{OL}	I _{SINK} = 3mA			0.2	V
I ² C TIMING CHARACTERISTICS	(SCL, SDA,	LDAC, CLR)				
SCL Clock Frequency	f _{SCL}				400	kHz
Bus Free Time Between a STOP and a START Condition	t _{BUF}		1.3			μs
Hold Time Repeated for a START Condition	t _{HD;STA}		0.6			μs
SCL Pulse Width Low	tLOW		1.3			μs
SCL Pulse Width High	thigh		0.6			μs
Setup Time for Repeated START Condition	t _{SU;STA}		0.6			μs
Data Hold Time	t _{HD;DAT}		0		900	ns
Data Setup Time	t _{SU;DAT}		100			ns
SDA and SCL Receiving Rise Time	t _r		20 + C _B /10		300	ns
SDA and SCL Receiving Fall Time	t _f		20 + C _B /10		300	ns
SDA Transmitting Fall Time	t _f		20 + C _B /10		250	ns
Setup Time for STOP Condition	t _{SU;STO}		0.6			μs
Bus Capacitance Allowed	C _B	$V_{DD} = 2.7V$ to 5.5V	10		400	pF
Pulse Width of Suppressed Spike	t _{sp}			50		ns
CLR Removal Time Prior to a Recognized START	^t CLRSTA		100			ns
CLR Pulse Width Low	t _{CLPW}		20			ns
LDAC Pulse Width Low	tLDPW		20			ns
SCLK Rise to LDAC Fall to Hold	tLDH	Applies to execution edge	400			ns

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered **Output DACs with Internal Reference and I²C Interface**

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 2.7V \text{ to } 5.5V, V_{DDIO} = 1.8V \text{ to } 5.5V, V_{GND} = 0V, C_L = 200 \text{pF}, R_L = 2 \text{k}\Omega, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}. Typical Provide the test of the test of the test of the test of test of$ values are at $T_A = +25^{\circ}C.$) (Note 3)

- Note 3: Electrical specifications are production tested at $T_A = +25$ °C. Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at T_A = +25°C and are not guaranteed.
- Note 4: DC Performance is tested without load.
- **Note 5:** Linearity is tested with unloaded outputs to within 20mV of GND and V_{DD} .
- Note 6: Offset and gain errors are calculated from measurements made with V_{REF} = V_{DD} at code 30 and 4065 for MAX5815, code 8 and 1016 for MAX5814, and code 2 and 254 for MAX5813.
- Note 7: Subject to zero and full-scale error limits and V_{RFF} settings.
- Note 8: Measured with all other DAC outputs at midscale with one channel transitioning 0 to full scale.
- Note 9: On power-up, the device initiates an internal 200µs (typ) calibration sequence. All commands issued during this time will be ignored.
- Note 10: Guaranteed by design.
- Note 11: All channels active at V_{FS} , unloaded. Static logic inputs with $V_{IL} = V_{GND}$ and $V_{IH} = V_{DDIO}$.
- Note 12: An unconnected condition on the ADDR_ pins is sensed via a resistive pullup and pulldown operation; for proper operation, ADDR_ pins should be tied to V_{DDIO}, GND, or left unconnected with minimal capacitance.





Figure 1. I²C Serial Interface Timing Diagram

Typical Operating Characteristics



(MAX5815, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

(MAX5815, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.) DNL vs. CODE INL AND DNL vs. SUPPLY VOLTAGE INL AND DNL vs. TEMPERATURE 1.0 1.0 1.0 $V_{REF} = 2.7V$ VDD = VREF = 3V VDD = VRFF = 5V0.8 0.8 0.8 NO LOAD 0.6 0.6 0.6 MAX INL MAX INL 04 04 04 MAX DNL MAX DNL Þ 02 ERROR (LSB) 0.2 (LSB) 0.2 (LSB) ERROR (0 0 0 DNL -0.2 -02 -0.2 -0.4 -0.4 -0.4 MIN DNL MIN DNI -0.6 -0.6 MIN INI -06 MIN INI -0.8 -0.8 -0.8 -10 -10 -10 512 1024 1536 2048 2560 3072 3584 4096 3.1 35 39 43 47 51 55 -40 -25 -10 5 20 35 50 65 80 95 110 125 0 27 CODE (LSB) SUPPLY VOLTAGE (V) TEMPERATURE (°C) **OFFSET AND ZERO-SCALE ERROR OFFSET AND ZERO-SCALE ERROR** FULL-SCALE ERROR AND GAIN ERROR vs. SUPPLY VOLTAGE vs. TEMPERATURE vs. SUPPLY VOLTAGE 1.0 1.0 0.020 $V_{RFF} = 2.5V$ (EXTERNAL) $V_{\text{RFF}} = 2.5V (\text{EXTERNAL})$ 0.8 0.8 0.016 NO LOAD NO LOAD ZERO-SCALE ERROR 0.6 0.6 0.012 ZERO-SCALE ERROR GAIN ERROR 0.4 0.4 0.008 OFFSET ERROR (V_{DD} = 5V) ERROR (mV) ERROR (mV) 0.2 (%fs) 0.2 0.004 ERROR (0 0 0 -0.2 -0.2 -0.004 FULL-SCALE ERROR OFFSET ERROR (VDD = 3V) OFFSET ERROR -0.4 -0.4 -0.008 -0.6 -0.6 -0.012 V_{REF} = 2.5V (EXTERNAL) -0.8 -0.8 -0.016 NO LOAD -1.0 -1.0 -0.020 2.7 3.1 3.5 3.9 4.3 5.1 5.5 -40 -25 -10 5 20 35 50 65 80 95 110 125 4.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5 2.7 SUPPLY VOLTAGE (V) TEMPERATURE (°C) SUPPLY VOLTAGE (V) **FULL-SCALE ERROR AND GAIN ERROR** vs. TEMPERATURE **SUPPLY CURRENT vs. TEMPERATURE SUPPLY CURRENT vs. SUPPLY VOLTAGE** 0.10 1.4 1.2 V_{REF} = 2.5V (EXTERNAL) OUT = FULL SCALE VREF (INTERNAL) = 4.096V 1.1 NO LOAD NO LOAD VREF (INTERNAL) = 4.096V V_{REF} (INTERNAL) = 2.5V 1.0 1.2 VDD = 5V 0.05 0.9 (mA) SUPPLY CURRENT (mA) GAIN ERROR (V_{DD} = 5V) VREF (INTERNAL) = 2.5V, VDD = 5\ 0.8 CURRENT ERROR (% fsr) 1.0 V_{REF} (INTERNAL) = 2.048V, V_{DD} = 5V 0.7 0 0.6 V_{RFF} (EXTERNAL) = 2.5V Ť, SUPPLY 0.5 0.8 FULL-SCALE ERROR VREF (INTERNAL) = 2.048V GAIN ERROR (VDD = 3V) 0.4 V_{REF} (EXTERNAL) = V_{DD} = 5V -0.05 0.3 06 02 NO LOAD 01 V_{REF} (EXTERNAL) = V_{DD} = 3V $T_A = +25^{\circ}C$ -0 10 0.4 0 -40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125 2.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5

TEMPERATURE (°C)

Typical Operating Characteristics (continued)


TEMPERATURE (°C)

V_{DD} (V)


Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

Typical Operating Characteristics (continued)

(MAX5815, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)



4µs/div




2µs/div

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

Typical Operating Characteristics (continued)


(MAX5815, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)



Maxim Integrated

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

Typical Operating Characteristics (continued)




(MAX5815, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

Typical Operating Characteristics (continued)

(MAX5815, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)



Maxim Integrated

25

20

15

10


5

0

PERCENT OF POPULATION (%)

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

Pin/Bump Configurations



Pin/Bump Description

PIN	BUMP		FUNCTION
TSSOP	WLP	NAME	FUNCTION
1	B1	REF	Reference Voltage Input/Output
2	A1	OUTA	Buffered Channel A DAC Output
3	A2	OUTB	Buffered Channel B DAC Output
4	B2	GND	Ground
5	A3	OUTC	Buffered Channel C DAC Output
6	A4	OUTD	Buffered Channel D DAC Output
7	B4	V _{DD}	Supply Voltage Input. Bypass V_{DD} with a 0.1µF capacitor to GND.
8	—	ADDR1	I ² C Interface Address Selection Bit 1
9	C4	ADDR0	I ² C Interface Address Selection Bit 0
10	C3	SCL	I ² C Interface Clock Input
11	C2	SDA	I ² C Bidirectional Serial Data
12	C1	CLR	Active-Low Clear Input
13	B3	V _{DDIO}	Digital Interface Power-Supply Input
14	_	LDAC	Load DAC. Active-low hardware load DAC input.

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

Detailed Description

The MAX5813/MAX5814/MAX5815 are 4-channel, lowpower, 8-/10-/12-bit buffered voltage-output DACs. The 2.7V to 5.5V wide supply voltage range and low-power consumption accommodates most low-power and lowvoltage applications. The devices present a 100k Ω load to the external reference. The internal output buffers allow rail-to-rail operation. An internal voltage reference is available with software selectable options of 2.048V, 2.5V, or 4.096V. The devices feature a fast 400kHz l²Ccompatible interface. The MAX5813/MAX5814/MAX5815 include a serial-in/parallel-out shift register, internal CODE and DAC registers, a power-on-reset (POR) circuit to initialize the DAC outputs to code zero, and control logic. CLR is available to asynchronously clear the device independent of the serial interface.

DAC Outputs (OUT_)

The MAX5813/MAX5814/MAX5815 include internal buffers on all DAC outputs. The internal output buffers provide improved load regulation for the DAC outputs. The output buffers slew at 1V/µs (typ) and drive up to 2k Ω in parallel with 500pF. The analog supply voltage (V_{DD}) determines the maximum output voltage range of the devices as V_{DD} powers the output buffer. Under no-load conditions, the output buffers drive from GND to V_{DD}, subject to offset and gain errors. With a 2k Ω load to GND, the output buffers drive from GND to vibin 200mV of V_{DD}. With a 2k Ω load to V_{DD}, the output buffers drive from V_{DD} to within 200mV of GND.

The DAC ideal output voltage is defined by:

$$V_{OUT} = V_{REF} \times \frac{D}{2^N}$$

where D = code loaded into the DAC register, V_{REF} = reference voltage, N = resolution.

Internal Register Structure

The user interface is separated from the DAC logic to minimize digital feedthrough. Within the serial interface is an input shift register, the contents of which can be routed to control registers, individual, or multiple DACs as determined by the user command.

Within each DAC channel there is a CODE register followed by a DAC latch register (see the *Detailed Functional Diagram*). The contents of the CODE register hold pending DAC output settings which can later be loaded into the DAC registers. The CODE register can be updated using both CODE and CODE_LOAD user commands. The contents of the DAC register hold the current DAC output settings. The DAC register can be updated directly from the serial interface using the CODE_LOAD commands or can upload the current contents of the CODE register using LOAD commands or the LDAC hardware pin.

The contents of both CODE and DAC registers are maintained during power-down states, so that when the DACs are powered on, they return to their previously stored output settings. Any CODE or LOAD commands issued during power-down states continue to update the register contents. SW_CLEAR and SW_RESET commands reset the contents of all CODE and DAC registers to their zeroscale defaults.

Internal Reference

The MAX5813/MAX5814/MAX5815 include an internal precision voltage reference that is software selectable to be 2.048V, 2.500V, or 4.096V. When an internal reference is selected, that voltage is available on the REF pin for other external circuitry (see Figure 9) and can drive a $25k\Omega$ load.

External Reference

The external reference input has a typical input impedance of $100k\Omega$ and accepts an input voltage from +1.24V to V_{DD}. Connect an external voltage supply between REF and GND to apply an external reference. The MAX5813/MAX5814/MAX5815 power up and reset to external reference mode. Visit **www.maximintegrated.com/products/references** for a list of available external voltage-reference devices.

Load DAC (LDAC) Input

The MAX5813/MAX5814/MAX5815 feature an activelow LDAC logic input that allows the outputs to update asynchronously. Connect LDAC to V_{DDIO} or keep LDAC high during normal operation when the device is controlled only through the serial interface. Drive LDAC low to simultaneously update the DAC outputs with data from the CODE registers. Holding LDAC low causes the DAC registers to become transparent and CODE data is passed through to the DAC registers immediately updating the DAC outputs. A software CONFIG command can be used to configure the LDAC operation of each DAC independently.

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

Clear Input (CLR)

The MAX5813/MAX5814/MAX5815 feature an asynchronous active-low $\overline{\text{CLR}}$ logic input that simultaneously sets all four DAC outputs to zero. Driving $\overline{\text{CLR}}$ low clears the contents of both the CODE and DAC registers and also aborts the on-going I²C command. To allow a new I²C command, drive $\overline{\text{CLR}}$ high, satisfying the t_{CLRSTA} timing requirement.

Interface Power Supply (V_{DDIO})

The MAX5813/MAX5814/MAX5815 feature a separate supply pin (V_{DDIO}) for the digital interface (1.8V to 5.5V). Connect V_{DDIO} to the I/O supply of the host processor.

I²C Serial Interface

The MAX5813/MAX5814/MAX5815 feature an I²C-/ SMBus[™]-compatible, 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL enable communication between the MAX5813/ MAX5814/MAX5815 and the master at clock rates up to 400kHz. Figure 1 shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the MAX5813/MAX5814/MAX5815 by transmitting the proper slave address followed by the command byte and then the data word. Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition and a STOP (P) condition. Each word transmitted to the MAX5813/ MAX5814/MAX5815 is 8 bits long and is followed by an acknowledge clock pulse. A master reading data from the MAX5813/MAX5814/MAX5815 must transmit the proper slave address followed by a series of nine SCL pulses for each byte of data requested. The MAX5813/ MAX5814/MAX5815 transmit data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START or Repeated START condition, a not acknowledge, and a STOP condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically $4.7k\Omega$ is required on SDA. SCL operates only as an input. A pullup resistor, typically $4.7k\Omega$, is required on SCL if there are multiple masters on the bus, or if the single master has an open-drain SCL output.

Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX5813/ MAX5814/MAX5815 from high voltage spikes on the bus lines and minimize crosstalk and undershoot of the bus






Figure 2. I²C START, Repeated START, and STOP Conditions

signals. The MAX5813/MAX5814/MAX5815 can accommodate bus voltages higher than V_{DDIO} up to a limit of 5.5V; bus voltages lower than V_{DDIO} are not recommended and may result in significantly increased interface currents. The MAX5813/MAX5814/MAX5815 digital inputs are double buffered. Depending on the command issued through the serial interface, the CODE register(s) can be loaded without affecting the DAC register(s) using the write command. To update the DAC registers, either drive the LDAC input low to asynchronously update all DAC outputs, or use the software LOAD command.

I²C START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 2). A START condition from the master signals the beginning of a transmission

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

to the MAX5813/MAX5814/MAX5815. The master terminates transmission and frees the bus, by issuing a STOP condition. The bus remains active if a Repeated START condition is generated instead of a STOP condition.

I²C Early STOP and Repeated START Conditions

The MAX5813/MAX5814/MAX5815 recognize a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. Transmissions ending in an early STOP condition will not impact the internal device settings. If the STOP occurs during a readback byte, the transmission is terminated and a later read mode request will begin transfer of the requested register data from the beginning (this applies to combined format I²C read mode transfers only, interface verification mode transfers will be corrupted). See Figure 2.

I²C Slave Address

The slave address is defined as the seven most significant bits (MSBs) followed by the R/W bit. See Figure 4. For the TSSOP packages, the three most significant bits are 001 with the 4 LSBs determined by ADDR1 and ADDR0 as shown in Table 1. For the WLP package, the five most significant bits are 00011 with the 2 LSBs determined by ADDR0 as shown in Table 2. Setting the R/W bit to 1 configures the MAX5813/MAX5814/MAX5815 for write mode. The slave address is the first byte of information sent to the MAX5813/MAX5814/MAX5815 after the START condition.

The MAX5813/MAX5814/MAX5815 have the ability to detect an unconnected state on the ADDR input for additional address flexibility; if leaving the ADDR input unconnected, be certain to minimize all loading on the pin (i.e. provide a landing for the pin, but do not allow any board traces).

I²C Broadcast Address

A broadcast address is provided for the purpose of updating or configuring all MAX5813/MAX5814/MAX5815 devices on a given I²C bus. All MAX5813/MAX5814/ MAX5815 devices acknowledge and respond to the broadcast device address 00010000. The devices will respond to the broadcast address, regardless of the state of the address pins. The broadcast mode is intended for use in write mode only (as indicated by $R/\overline{W} = 0$ in the address given).




Figure 3. I²C Acknowledge

Table 1. I²C Slave Address LSBs forTSSOP Package

	TSSOP P	PACKAGE	E (A[6:4] =	001)	
ADDR1	ADDR0	A3	A2	A 1	A0
V _{DDIO}	V _{DDIO}	0	0	0	0
V _{DDIO}	N.C.	0	0	1	0
V _{DDIO}	GND	0	0	1	1
N.C.	V _{DDIO}	1	0	0	0
N.C.	N.C.	1	0	1	0
N.C.	GND	1	0	1	1
GND	V _{DDIO}	1	1	0	0
GND	N.C.	1	1	1	0
GND	GND	1	1	1	1

Table 2. I²C Slave Address LSBs for WLP Package

WLP	PACKAGE (A[6:2] =	00011)
ADDR0	A1	A0
V _{DDIO}	0	0
N.C.	1	0
GND	1	1

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

I²C Acknowledge

In write mode, the acknowledge bit (ACK) is a clocked 9th bit that the MAX5813/MAX5814/MAX5815 use to hand-shake receipt of each byte of data as shown in Figure 3. The MAX5813/MAX5814/MAX5815 pull down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master will retry communication.

In read mode, the master pulls down SDA during the 9th clock cycle to acknowledge receipt of data from the MAX5813/MAX5814/MAX5815. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the MAX5813/MAX5814/ MAX5815, followed by a STOP condition.

I²C Command Byte and Data Bytes

A command byte follows the slave address. A command byte is typically followed by two data bytes unless it is the last byte in the transmission. If data bytes follow the command byte, the command byte indicates the address of the register that is to receive the following two data bytes. The data bytes are stored in a temporary register and then transferred to the appropriate register during the ACK periods between bytes. This avoids any glitching or digital feedthrough to the DACs while the interface is active.

I²C Write Operations

A master device communicates with the MAX5813/ MAX5814/MAX5815 by transmitting the proper slave address followed by command and data words. Each transmit sequence is framed by a START or Repeated START condition and a STOP condition as described above. Each word is 8 bits long and is always followed by an acknowledge clock (ACK) pulse as shown in the Figure 4 and Figure 5. The first byte contains the address of the MAX5813/MAX5814/MAX5815 with $R\overline{W} = 0$ to indicate a write. The second byte contains the register (or command) to be written and the third and fourth bytes contain the data to be written. By repeating the register address plus data pairs (Byte #2 through Byte #4 in Figure 4 and Figure 5), the user can perform multiple register writes using a single I²C command sequence. There is no limit as to how many registers the user can write with a single command. The MAX5813/MAX5814/ MAX5815 support this capability for all user-accessible write mode commands.





Figure 4. I²C Single Register Write Sequence

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface



WRITE ADDRESS WRITE COMMAND 1 READ ADDRESS READ DATA READ DATA BYTE #1: I2C SLAVE BYTE #2: COMMAND 1 REPEATED BYTE #3: I2C SLAVE BYTE #4: DATA 1 HIGH BYTE #5: DATA 1 LOW START ADDRESS* BYTE START ADDRESS* BYTE (B[15:8]) BYTE (B[7:0]) STOP SDA 0 0 1 A3 A2 A1 A0 W A 0 0 N N N N N A 0 0 1 A3 A2 A1 A0 R A D D D D D D D A D D D D D A D D D A A D D D D A A SCL A ACK. GENERATED BY MAX5813/MAX5814/MAX5815 A ACK. GENERATED BY I2C MASTER *I2C SLAVE ADDRESS FOR THE TSSOP PACKAGE IS USED

Figure 6. Standard I²C Register Read Sequence

Combined Format I²C Readback Operations

Each readback sequence is framed by a START or Repeated START condition and a STOP condition. Each word is 8 bits long and is followed by an acknowledge clock pulse as shown in Figure 6. The first byte contains the address of the MAX5813/MAX5814/MAX5815 with $R/\overline{W} = 0$ to indicate a write. The second byte contains the register that is to be read back. There is a Repeated START condition, followed by the device address with $R/\overline{W} = 1$ to indicate a read and an acknowledge clock. The master has control of the SCL line but the MAX5813/ MAX5814/MAX5815 take over the SDA line. The final two bytes in the frame contain the register data readback followed by a STOP condition. If additional bytes beyond those required to readback the requested data are provided, the MAX5813/MAX5814/MAX5815 will continue to readback ones.

Readback of individual CODE registers is supported for the CODE command (B[23:20] = 0000). For this command, which supports a DAC address, the requested channel CODE register content will be returned; if all DACs are selected, CODEA content will be returned.

Readback of individual DAC registers is supported for all LOAD commands (B[23:20] = 0001, 0010, or 0011). For these commands, which support a DAC address, the requested DAC register content will be returned. If all DACs are selected, DACA content will be returned.

Modified readback of the POWER register is supported for the POWER command (B[23:20] = 0100). The power status of each DAC is reported in locations B[3:0], with a 1 indicating the DAC is powered down and a 0 indicating the DAC is operational (see Table 3).

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

Readback of all other registers is not directly supported. All requests to read unsupported registers reads back the device's reference status and the device ID and revision information in the format as shown in Table 3.

Interface Verification I²C Readback Operations

While the MAX5813/MAX5814/MAX5815 support standard I²C readback of selected registers, it is also capable of functioning in an interface verification mode. This mode is accessed any time a readback operation follows an executed write mode command. In this mode, the last executed three-byte command is read back in its entirety. This behavior allows verification of the interface.

Sample command sequences are shown in Figure 7. The first command transfer is given in write mode with $R/\overline{W} = 0$ and must be run to completion to qualify for interface verification readback. There is now a STOP/START pair or Repeated START condition required, followed by the readback transfer with $R/\overline{W} = 1$ to indicate a read and an acknowledge clock from the MAX5813/

Table 3. Standard I²C User Readback Data

MAX5814/MAX5815. The master still has control of the SCL line but the MAX5813/MAX5814/MAX5815 take over the SDA line. The final three bytes in the frame contain the command and register data written in the first transfer presented for readback, followed by a STOP condition. If additional bytes beyond those required to read back the requested data are provided, the MAX5813/MAX5814/MAX5815 will continue to read back ones.

It is not necessary for the write and read mode transfers to occur immediately in sequence. I²C transfers involving other devices do not impact the MAX5813/MAX5814/ MAX5815 readback mode. Toggling between readback modes is based on the length of the preceding write mode transfer. Combined format I²C readback operation is resumed if a write command greater than two bytes but less than four bytes is supplied. For commands written using multiple register write sequences, only the last command executed is read back. For each command written, the readback sequence can only be completed one time; partial and/or multiple attempts to readback executed in succession will not yield usable data.

	CON	IMAN	DBY	TE (F	REQU	EST)											REA	DBAC	CKD	ATA L	OW E	ЗҮТЕ	
B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B 9	B8	B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	D	AC se	electio	on			С	ODE	n[11:4]			(CODE	n[3:0]	0	0	0	0
0	0	0	1	D	AC se	electio	on		DACn[11:4]								DACr	า[3:0]		0	0	0	0
0	0	1	0	D	AC se	electio	on	DACn[11:4] D/							DACn[3:0]				0	0	0	0	
0	0	1	1	D	AC se	electio	on	DACn[11:4]						DACn[3:0]				0	0	0	0		
0	1	0	0	0	0	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	PWD	PWC	PWB	PWA
1	0	0	0	0	0	0	0		CODEA[11:4]							(CODE	A[3:0]	0	0	0	0
1	0	0	0	0	0	0	1		DACA[11:4]						DACA[3:0]				0	0	0	0	
1	0	1	0	0	0	1	0	DACA[11:4]							DACA	4[3:0]		0	0	0	0		
1	0	1	1	0	0	1	1	DACA[11:4] [DACA	4[3:0]		0	0	0	0			
	Any	othe	r com	mand	I (TSS	OP)		1111 1000						000 R				EV_ID[2:0]		REF N	NODE		
	An	y oth	er cor	nman	d (WL	_P)		1001 1000							000				(010)		RF[1:0]	

Table 4. Format DAC Data Bit Positions

PART	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
MAX5813	D7	D6	D5	D4	D3	D2	D1	D0	х	х	х	х	х	х	х	х
MAX5814	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	х	х	х	х	х	х
MAX5815	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	х	х	х	х

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface




Figure 7. Interface Verification I²C Register Read Sequences

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface




Figure 8. Typical I²C Application Circuit

I²C Compatibility

The MAX5813/MAX5814/MAX5815 are fully compatible with existing I²C systems. SCL and SDA are high-impedance inputs; SDA has an open drain which pulls the data line low to transmit data or ACK pulses. Figure 8 shows a typical I²C application.

I²C User-Command Register Map

This section lists the user accessible commands and registers for the MAX5813/MAX5814/MAX5815.

Table 5 provides detailed information about the Command Registers.

CODEn Command

The CODEn command (B[23:20] = 0000) updates the CODE register contents for the selected DAC(s). Changes to the CODE register content based on this command will not affect DAC outputs directly unless the \overline{LDAC} is in a low state or the DAC latch has been configured to be transparent. Issuing the CODEn command with DAC SELECTION = ALL DACs is equivalent to CODE_ALL (B[23:16] = 1000000). See Table 5 and Table 6.

LOADn Command

The LOADn command (B[23:20] = 0001) updates the DAC register content for the selected DAC(s) by uploading the current contents of the CODE register. The LOADn command can be used with DAC SELECTION = ALL DACs to issue a software load for all DACs, which is equivalent to the LOAD_ALL (B[23:16] = 1000001) command. See Table 5 and Table 6.

CODEn_LOAD_ALL Command

The CODEn_LOAD_ALL command (B[23:20] = 0010) updates the CODE register contents for the selected DAC(s) as well as the DAC register content of all DACs. Channels for which the CODE register content has not been modified since the last load to DAC register or LDAC operation will not be updated to reduce digital crosstalk. Issuing this command with DAC_ADDRESS = ALL is equivalent to the CODE_ALL_LOAD_ALL command. The CODEn_LOAD_ALL command by definition will modify at least one CODE register. To avoid this, use the LOADn command with DAC_SELECTION = ALL DACs or use the LOAD_ALL command. See Table 5 and Table 6.

CODEn_LOADn Command

The CODEn_LOADn command (B[23:20] = 0011) updates the CODE register contents for the selected DAC(s) as well as the DAC register content of the selected DAC(s). Channels for which the CODE register content has not been modified since the last load to DAC register or LDAC operation will not be updated to reduce digital crosstalk. Issuing this command with DAC SELECTION = ALL DACs is equivalent to the CODE_ALL_LOAD_ALL command. See <u>Table 5</u> and <u>Table 6</u>.

CODE_ALL Command

The CODE_ALL command (B[23:16] = 1000000) updates the CODE register contents for all DACs. See Table 5.

LOAD_ALL Command

The LOAD_ALL command (B[23:16] = 10000001) updates the DAC register content for all DACs by uploading the current contents of the CODE registers. See <u>Table 5</u>.

CODE_ALL_LOAD_ALL Command

The CODE_ALL_LOAD_ALL command (B[23:16] = 1000001x) updates the CODE register contents for all DACs as well as the DAC register content of all DACs. See <u>Table 5</u>.

Table 5. I²C Commands Summary

COMMAND	B22	B 22	B 21	B20	B10	B10	B17	B 16	P 15	B14	B12	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	В0	DESCRIPTION
			021	020	013	010	517	510	013	014	515	012	011	010	03		07	00	00	04	00	02	01	50	DESCRIPTION
CODEn	0	0	0	0	DA	.C SEL	ECTI	ON					EGIS ⁻ [11:4						EGIS (3:0]		х	х	х	x	Writes data to the selected CODE register(s)
LOADn	0	0	0	1	DA	.C SEL	ECTI	ON	Х	x	х	х	x	х	Х	x	х	Х	х	Х	х	х	х	X	Transfers data from the selected CODE register(s) to the selected DAC register(s)
CODEn_ LOAD_ALL	0	0	1	0	DA	.C SEL	ECTI	ON					EGIS ⁻ [11:4						EGIS (3:0]		х	х	х	x	Simultaneously writes data to the selected CODE register(s) while updating all DAC registers
CODEn_ LOADn	0	0	1	1	DA	.C SEL	ECTI	ON					EGIS ⁻ [11:4						EGIS (3:0]		х	х	х	x	Simultaneously writes data to the selected CODE register(s) while updating selected DAC register(s)
CONFIGUR	ΑΤΙΟ		омм		s																				
POWER	0	1	0	0	0	0	Pov Mo 00 Non 01 = 1k 10 = 100 11 = Hi	ide mal = PD Ω = PD = PD 0kΩ = PD	×	×	×	×	DAC D	DAC C	DAC B	DAC A	×	×	×	×	×	×	×	×	Sets the power mode of the selected DACs (DACs selected with a 1 in the corresponding DACn bit are updated, DACs with a 0 in the corresponding DACn bit are not impacted)
SW_CLEAR	0	1	0	1	0	0	0	0	х	x	х	х	x	х	х	x	×	Х	x	Х	x	х	х	×	Executes a software clear (all CODE and DAC registers cleared to their default values)
SW_RESET	0	1	0	1	0	0	0	1	х	х	х	х	х	х	Х	х	Х	Х	х	Х	х	х	х	X	Executes a software reset (all CODE, DAC, and control registers returned to their default values)

Output DACs with Internal Reference and I²C Interface Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered MAX5813/MAX5814/MAX5815

Table 5. I²C Commands Summary (continued)

COMMAND	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B 9	B 8	B7	B6	B5	B4	B 3	B2	B1	В0	DESCRIPTION
CONFIG	0	1	1	0	All DACs	0	0	<u>LD_EN</u>	x	×	×	x	DAC D	DAC C	DACB	DAC A	×	×	×	×	x	x	×	×	Sets the DAC Latch Mode of the selected DACs. Only DACS with a 1 in the selection bit are updated by the command. $\overline{\text{LD}_{EN}} = 0$: DAC latch is operational (LOAD and $\overline{\text{LDAC}}$ controlled) $\overline{\text{LD}_{EN}} = 1$: DAC latch is transparent
REF	0	1	1	1	0	REF Power 0= DAC 1= ON	Mc 00 = 01 =	2.5V 2.0V	x	x	x	x	x	x	Х	х	х	x	x	x	x	x	х	x	Sets the reference operating mode. REF Power (B18): 0 = Internal reference is only powered if at least one DAC is powered 1 = Internal reference is always powered
ALL DAC C	OMN	IAND	s																						
CODE_ALL	1	0	0	0	0	0	0	0				DE R							EGIS \ [3:0		x	x	х	х	Writes data to all CODE registers
LOAD_ALL	1	0	0	0	0	0	0	1	х	x	x	x	х	x	Х	х	х	x	x	x	x	x	х	х	Updates all DAC latches with current CODE registe data
CODE_	1	0	0	0	0	0	1	х				DE R							EGIS (3:0		x	x	Х	х	Simultaneously writes data to all CODE registers while updating all DAC registers
_																									
LOAD_ALL			мма	NDS								·		-						1	1				
LOAD_ALL	TION	0 CO I	AMN 0	NDS	X	X	Х	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	
ALL_ LOAD_ALL NO OPERA No Operation				[1	X X	X X	X X	X X	X X	X X	X X	X X	X X	X X	X X	X X	X X	X X	X X	X X	X X	X X	X X	These commands will have no effect on the device

Output DACs with Internal Reference and I²C Interface Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered MAX5813/MAX5814/MAX5815

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

Table 6. DAC Selection

B19	B18	B17	B16	DAC SELECTED
0	0	0	0	DAC A
0	0	0	1	DAC B
0	0	1	0	DAC C
0	0	1	1	DAC D
Х	1	Х	Х	ALL DACs
1	Х	Х	Х	ALL DACs

POWER Command

The MAX5813/MAX5814/MAX5815 feature a softwarecontrolled power-mode (POWER) command (B[23:20] = 0100). The POWER command updates the power-mode settings of the selected DACs while the power settings of the rest of the DACs remain unchanged. The new power setting is determined by bits B[17:16] while the affected DAC(s) are selected by bits B[11:8]. If all DACs are powered down, the device enters a STANDBY mode.

In power-down, the DAC output is disconnected from the buffer and is grounded with either one of the two selectable internal resistors or set to high impedance. See <u>Table</u> <u>8</u> for the selectable internal resistor values in power-down mode. In power-down mode, the DAC register retains its value so that the output is restored when the device powers up. The serial interface remains active in power-down mode.

In STANDBY mode, the internal reference can be powered down or it can be set to remain powered-on for external use. Also, in STANDBY mode, devices using the external reference do not load the REF pin. See <u>Table 7</u>.

SW_RESET and SW_CLEAR Command

The SW_RESET (B[23:16] = 01010001) and SW_CLEAR (B[23:16] = 01010000) commands provide a means of issuing a software reset or software clear operation. Use SW_CLEAR to issue a software clear operation to return all CODE and DAC registers to the zero-scale value. Use SW_RESET to reset all CODE, DAC, and configuration registers to their default values.

Table 7. POWER (100) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	В0
0	1	0	0	0	0	PD1	PD0	Х	Х	Х	Х	D	С	В	А	Х	Х	Х	Х	Х	Х	Х	Х
	POV	POWER Command $\begin{array}{c} Power \\ Mode: \\ 00 = \\ Normal \\ 01 = 1k\Omega \\ 10 = \\ 100k\Omega \\ 11 = Hi-Z \end{array}$ Don't Care						1 =	DAC S DAC) = DA Sele	Seleo	cted				Don't	Care							
De	efault \	Value	s (all	DACs	5) 🛛	0	0	Х	Х	Х	Х	1	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х

Table 8. Selectable DAC Output Impedance in Power-Down Mode

PD1 (B17)	PD0 (B16)	OPERATING MODE
0	0	Normal operation
0	1	Power-down with internal 1k Ω pulldown resistor to GND.
1	0	Power-down with internal 100k Ω pulldown resistor to GND.
1	1	Power-down with high-impedance output.

Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and I²C Interface

CONFIG Command

The CONFIG command (B[23:20] = 0110) updates the LDAC and LOAD functions of selected DACs. Issue the command with B16 = 0 to allow the DAC latches to operate normally or with B16 = 1 to disable the DAC latches, making them perpetually transparent. Mode settings of the selected DACs are updated while the mode settings of the rest of the DACs remain unchanged; DAC(s) are selected by bits B[11:8]. See Table 9.

REF Command

The REF command updates the global reference setting used for all DAC channels. Set B[17:16] = 00 to use an external reference for the DACs or set B[17:16] to 01, 10,

Table 9. CONFIG Command Format

or 11 to select either the 2.5V, 2.048V, or 4.096V internal reference, respectively.

If RF2 (B18) is set to zero (default) in the REF command, the reference will be powered down any time all DAC channels are powered down (in STANDBY mode). If RF2 (B18 = 1) is set to one, the reference will remain powered even if all DAC channels are powered down, allowing continued operation of external circuitry. In this mode, the 1µA shutdown state is not available. See Table 10.

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B 3	B2	B1	В0
0	1	1	0	All	0	0	LDB	Х	Х	Х	Х	D	С	В	А	Х	Х	Х	X	Х	Х	Х	Х
CON	NFIG (Comm	hand	0 = Select Individual DACs 1 = Select All DACs		NFIG mand	0 = Normal 1 = Transparent		Don't	Care		1 =	DAC S DAC) = DA Sele	Selec AC No	cted				Don't	Care			
	Default Values (All DACs) 🛛					0	Х	Х	Х	Х	1	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	

Table 10. REF Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B 6	B5	B4	B 3	B2	B1	B0
0	1	1	1	0	RF2	RF1	RF0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
	REF	Comr	nand		0 = Off in Standby 1 = On in Standby	01 = 10 =	EXT	Don't Care											Don't	Care			
	Defau	ult Val	ues 🛛		0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х