# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### **General Description**

The MAX5935 quad network power controller is designed for use in IEEE 802.3af-compliant power sourcing equipment (PSE). The device provides power devices (PD) discovery, classification, current limit, and both DC and AC load disconnect detections. The MAX5935 can be used in either endpoint PSE (LAN switches/routers) or midspan PSE (power injector) applications.

The MAX5935 can operate autonomously or be controlled by software through an I<sup>2</sup>C-compatible interface. Separate input and output data lines (SDAIN and SDAOUT) allow usage with optocouplers. The MAX5935 is a slave device. Its four address inputs allow 16 unique MAX5935 addresses. A separate INT output and four independent shutdown inputs (SHD\_) allow fast response from a fault to port shutdown. A RESET input allows hardware reset of the device. A special Watchdog feature allows the hardware to gracefully take over control if the software crashes. A cadence timing feature allows the MAX5935 to be used in midspan systems.

The MAX5935 is fully software configurable and programmable. A class-over-current detection function enables system power management to detect if a PD draws more current than the allowable amount for its class. Other features are input under/overvoltage lockout, overtemperature protection, output voltage slew-rate limit during startup, power-good, and fault status. The MAX5935's programmability includes gate charging current, currentlimit threshold, startup timeout, overcurrent timeout, autorestart duty cycle, PD disconnect AC detection threshold, and PD disconnect detection timeout.

The MAX5935 is available in a 36-pin SSOP package and is rated for both extended (-40°C to +85°C) and commercial (0°C to +70°C) temperature ranges.

### **Applications**

Power-Sourcing Equipment (PSE) Power-Over-LAN/Power-Over-Ethernet Switches/Routers Midspan Power Injectors


### \_Features

- ♦ IEEE 802.3af Compliant
- Controls Four Independent, -48V-Powered Ethernet Ports in Either Endpoint or Midspan PSE Applications
- Wide Digital Power Input, V<sub>DIG</sub>, Common-Mode Range: V<sub>EE</sub> to (AGND + 7.7V)
- ♦ PD Violation of Class Current Protection
- PD Detection and Classification
- Provides Both DC and AC Load Removal Detections
- ♦ I<sup>2</sup>C-Compatible, 3-Wire Serial Interface
- Fully Programmable and Configurable Operation Through I<sup>2</sup>C Interface
- Current Foldback and Duty-Cycle-Controlled/Programmable Current Limit
- Short-Circuit Protection with Fast Gate Pulldown
- Direct Fast Shutdown Control Capability
- Programmable Direct Interrupt Output
- Watchdog Mode Enable Hardware Graceful Takeover

### **\_Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX5935CAX	0°C to +70°C	36 SSOP	A36-2
MAX5935CAX+	0°C to +70°C	36 SSOP	A36-2
MAX5935EAX	-40°C to +85°C	36 SSOP	A36-2
MAX5935EAX+	-40°C to +85°C	36 SSOP	A36-2

### **Pin Configuration**



Typical Operating Circuits appear at end of data sheet.

### 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

# **MAX5935**

### **ABSOLUTE MAXIMUM RATINGS**

(Voltages referenced to V<sub>EE</sub>, unless otherwise noted.) AGND, DGND, DET\_, V<sub>DD</sub>, RESET, A3, A2, A1, A0, SHD\_,

OSC_IN, SCL, SDAIN, OUT_ and AUTO
GATE_ (Internally Clamped, Note 1)0.3V to +11.4V
SENSE0.3V to +24V
V <sub>DD</sub> , RESET, A3, A2, A1, A0, SHD_, OSC_IN, SCL, SDAIN and
AUTO to DGND0.3V to +7V
INT and SDAOUT to DGND0.3V to +12V
Maximum Current into INT, SDAOUT, DET80mA

Maximum Power Dissipation 36-Pin SSOP (derate 11.4mW/°C abov	ve +70°C)941mW
Operating Temperature Ranges:	
MAX5935EAX	40°C to +85°C
MAX5935CAX	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(AGND = +48V. V_{EE} = 0V, V_{DD} \text{ to } DGND = +3.3V. All voltages are referenced to V_{EE}, unless otherwise noted. Typical values are at AGND = +48V, DGND = +48V, V_{DD} = (DGND + 3.3V), T_A = +25°C. Currents are positive when entering the pin and negative otherwise.)$ 

PARAMETER	SYMBOL	CONDITIONS			ТҮР	MAX	UNITS
POWER SUPPLIES							
	VAGND	Vagnd - Vee		32		60	
	VDGND			0		60	
Operating Voltage Range	\/	$V_{DD}$ to $V_{DGND}$ , $V_{DGND}$ =	Vagnd	1.71		5.50	V
	VDD	$V_{DD}$ to $V_{DGND}$ , $V_{DGND} = 1$	V <sub>EE</sub>	3.0		5.5	
Supply Currents		OUT_= V <sub>EE</sub> , SENSE_ = V <sub>EE</sub> , DET_ = AGND, all logic inputs open, SCL = SDAIN = V <sub>DD</sub> , $\overline{INT}$ and SDAOUT open; measured at AGND in power mode after GATE_ pullup			4.2	6.8	mA
	IDIG	All logic inputs high, meas		2.7	5.6		
GATE DRIVER AND CLAMPIN	G						
GATE_ Pullup Current	IPU	Power mode, gate drive-c	Power mode, gate drive-on, V <sub>GATE</sub> = V <sub>EE</sub> (Note 2)				μA
Weak GATE_ Pulldown Current	IPDW	SHD_ = DGND, V <sub>GATE</sub> _ =	• V <sub>EE</sub> + 5V	25	40	55	μA
Maximum Pulldown Current	IPDS	VSENSE = 1V, VGATE_ = V	V <sub>SENSE</sub> = 1V, V <sub>GATE</sub> = V <sub>EE</sub> + 2V				mA
External Gate Drive	VGS	VGATE - VEE , power mod	e, gate drive-on	9	10	11	V
CURRENT LIMIT							
Current-Limit Clamp Voltage	V <sub>SU_LIM</sub>	Maximum V <sub>SENSE</sub> allowe V <sub>OUT</sub> = V <sub>EE</sub> (Note 3)	d during current limit,	202	212	222	mV
Overcurrent Threshold After		Overcurrent VSENSE_ threshold allowed for	Default, Class 0, Class 3, Class 4	177		196	
Startup	VFLT_LIM	$t \le t_{FAULT}$ after startup;	Class 1	48		61	mV
		$V_{OUT} = V_{EE}$	Class 2	89		105	
Foldback Initial OUT_ Voltage	V <sub>FLBK_ST</sub>	V <sub>OUT</sub> - V <sub>EE</sub> , above which the current-limit trip voltage starts folding back			30		V
Foldback Final OUT_ Voltage	Vflbk_end	V <sub>OUT</sub> - V <sub>EE</sub> , above which voltage reaches V <sub>TH_FB</sub>	n the current-limit trip		50		V

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AGND = +48V. V_{EE} = 0V, V_{DD} \text{ to } DGND = +3.3V. All voltages are referenced to V_{EE}, unless otherwise noted. Typical values are at AGND = +48V, DGND = +48V, V_{DD} = (DGND + 3.3V), T_A = +25°C. Currents are positive when entering the pin and negative otherwise.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Minimum Foldback Current- Limit Threshold	VTH_FB	Vout_ = Vagnd		64		mV
SENSE_ Input Bias Current		V <sub>SENSE</sub> = V <sub>EE</sub>			-2	μA
SUPPLY MONITORS						
VEE Undervoltage Lockout	VEEUVLO	VAGND - VEE, (VAGND - VEE) increasing		28.5		V
V <sub>EE</sub> Undervoltage-Lockout Hysteresis	VEEUVLOH			3		V
V <sub>EE</sub> Overvoltage	V <sub>EE_OV</sub>	$(V_{AGND} - V_{EE}) > V_{EE_OV}, V_{AGND}$ increasing		62.5		V
VEE Overvoltage Hysteresis	Vovh			1		V
V <sub>EE</sub> Undervoltage	V <sub>EE_UV</sub>	$(V_{AGND} - V_{EE}) < V_{EE_UV}, V_{AGND}$ decreasing		40		V
V <sub>DD</sub> Overvoltage	V <sub>DD_OV</sub>	$(V_{DD} - V_{DGND}) > V_{DD_OV}, V_{DD}$ increasing		3.71		V
V <sub>DD</sub> Undervoltage	V <sub>DD_UV</sub>	$(V_{DD} - V_{DGND}) < V_{DD_UV}, V_{DD}$ decreasing		2.82		V
V <sub>DD</sub> Undervoltage Lockout	V <sub>DDUVLO</sub>	Device operates when (V <sub>DD</sub> - V <sub>DGND</sub> ) > V <sub>DDUVLO</sub> , V <sub>DD</sub> increasing		1.3		V
V <sub>DD</sub> Undervoltage-Lockout Hysteresis	VDDHYS			120		mV
Thermal-Shutdown Threshold	T <sub>SHD</sub>	Ports shut down and device resets if its junction temperature exceeds this limit, temperature increasing		+150		°C
Thermal-Shutdown Hysteresis	T <sub>SHDH</sub>			20		°C
OUTPUT MONITOR						
OUT_ Input Current	IBOUT	V <sub>OUT</sub> = V <sub>AGND</sub> , all modes			2	μA
Idle Pullup Current at OUT_	IDIS	OUT_ discharge current, detection and classification off, port shutdown, V <sub>OUT</sub> _ = V <sub>AGND</sub> - 2.8V	200		260	μA
PGOOD High Threshold	PGTH	V <sub>OUT</sub> - V <sub>EE</sub> , OUT_ decreasing	1.5	2.0	2.5	V
PGOOD Hysteresis	PGHYS			220		mV
PGOOD Low-to-High Glitch Filter	tpgood	Minimum time PGOOD has to be high to set bit in register 10h		3		ms
LOAD DISCONNECT						
DC Load Disconnect Threshold	VDCTH	Minimum $V_{SENSE}$ allowed before disconnect (DC disconnect active), $V_{OUT}$ = $V_{EE}$	2.5	4	5	mV

### ELECTRICAL CHARACTERISTICS (continued)

 $(AGND = +48V. V_{EE} = 0V, V_{DD} \text{ to } DGND = +3.3V. All voltages are referenced to V_{EE}, unless otherwise noted. Typical values are at AGND = +48V, DGND = +48V, V_{DD} = (DGND + 3.3V), T_A = +25°C. Currents are positive when entering the pin and negative otherwise.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
AC Load Disconnect Threshold (Note 4)	IACTH	Current into DET_, ACD_EN_ bit = high, OSC_IN = 2.2V			325	350	μA
Oscillator Buffer Gain	Aosc	V <sub>DET_</sub> /V <sub>OSC_IN</sub> , ACD_EN C <sub>DET</sub> = 400nF	I_ bit = high,	2.90	2.93	3.1	V/ V
OSC_IN Fail Threshold (Note 5)	VOSC_FAIL	Port will not power on if V ACD_EN_ bit = high	$V_{OSC_{IN}} < V_{OSC_{FAIL}}$ and	1.8	1.9	2.2	V
OSC_IN Input Resistance	Z <sub>OSC</sub>	OSC_IN input impedance are active	e when all the ACD_EN_	100			kΩ
OSC_IN Input Capacitance	Cosc_IN				5		pF
Load Disconnect Timer	tDISC	Time from V <sub>SENSE</sub> < V <sub>DC</sub> < I <sub>ACTH</sub> to gate shutdow		300		400	ms
DETECTION							
Detection Probe Voltage (First Phase)	V <sub>DPH1</sub>	VAGND - VDET_ during th	e first detection phase	3.8	4	4.2	V
Detection Probe Voltage (Second Phase)	V <sub>DPH2</sub>	VAGND - VDET_ during th phase	e second detection	9.0	9.3	9.6	V
Current-Limit Protection	IDLIM	V <sub>DET</sub> = V <sub>AGND</sub> , during of current through DET_	1.5	1.75	2.0	mA	
Short-Circuit Threshold	VDCP	If $V_{AGND} - V_{OUT} < V_{DCP}$ after the first detection phase a short circuit to AGND is detected			1.62		V
Open-Circuit Threshold	ID_OPEN	First point measurement open condition	First point measurement current threshold for open condition				μA
Resistor Detection Window	R <sub>DOK</sub>	(Note 7)		19.0		26.5	kΩ
Resistor Rejection Window	R <sub>DBAD</sub>	Detection rejects lower v	alues			15.2	kΩ
nesistor nejection window	TUBAD	Detection rejects higher	values	32			1125
CLASSIFICATION	1	I					1
Classification Probe Voltage	V <sub>CL</sub>	V <sub>AGND</sub> - V <sub>DET</sub> during cl		16		20	V
Current-Limit Protection	ICILIM	V <sub>DET</sub> = V <sub>AGND</sub> , during of measure current through		50		75	mA
			Class 0, Class 1	5.5	6.5	7.5	
Classification Current		Classification current	Class 1, Class 2	13.0	14.5	16.0	mA
Classification Current Thresholds	ICL	thresholds between	Class 2, Class 3	21	23	25	
		classes	Class 3, Class 4	31	33	35	
			>Class 4	45	48	51	
DIGITAL INPUTS/OUTPUTS (	1	o DGND)					1
Digital Input Low	V <sub>IL</sub>					0.9	V
Digital Input High	VIH			2.4			V

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AGND = +48V. V_{EE} = 0V, V_{DD} \text{ to } DGND = +3.3V. All voltages are referenced to V_{EE}, unless otherwise noted. Typical values are at AGND = +48V, DGND = +48V, V_{DD} = (DGND + 3.3V), T_A = +25°C. Currents are positive when entering the pin and negative otherwise.)$ 

PARAMETER	SYMBOL	CONDITIONS			ТҮР	МАХ	UNITS
Internal Input Pullup/Pulldown Resistor	R <sub>DIN</sub>	Pullup (pulldown) resistor default level	25	50	75	kΩ	
Open-Drain Output Low Voltage	V <sub>OL</sub>	ISINK = 15mA				0.4	V
Open-Drain Leakage	IOL	Open-drain high impedan	ce, V <sub>O</sub> = 3.3V			2	μΑ
TIMING		•					
Startup Time	<sup>t</sup> start	Time during which a curre is allowed, starts when the (Note 8)		50	60	70	ms
Fault Time	<sup>t</sup> FAULT	Maximum allowed time for condition set by VFLT_LIM		50	60	70	ms
Port Turn-Off Time	tOFF	Minimum delay between a does not apply in the case		0.5	0.75	1	ms
Detection Time	<b>t</b> DET	Maximum time allowed be is completed			320	ms	
Midspan Mode Detection Delay	tdmid		2.0		2.4	S	
Classification Time	tCLASS	Time allowed for classifica	Time allowed for classification				ms
V <sub>EEUVLO</sub> Turn-On Delay	t <sub>DLY</sub>		Time V <sub>AGND</sub> must be above the V <sub>EEUVLO</sub> thresholds before the device operates				ms
	trestart.		RSTR bits = 00		16 x t <sub>FAULT</sub>		
Restart Timer		Time a port has to wait before turning on after an overcurrent fault,	RSTR bits = 01		32 x tfault		ms
		RSTR_EN bit = high	RSTR bits = 10		64 x tfault		
			RSTR bits = 11		0		
Watchdog Clock Period	twD	Rate of decrement of the v	watchdog timer		164		ms
TIMING CHARACTERISTICS for	or 2-WIRE F	AST MODE (Figures 5 and	6)				
Serial Clock Frequency	fscl	(Note 9)				400	kHz
Bus Free Time Between a STOP and a START Condition	<sup>t</sup> BUF	(Note 9)		1.2			μs
Hold Time for Start Condition	thd, sta	(Note 9)		0.6			μs
Low Period of the SCL Clock	tLOW	(Note 9)		1.2			μs
High Period of the SCL Clock	thigh	(Note 9)		0.6			μs

### ELECTRICAL CHARACTERISTICS (continued)

(AGND = +48V. VEE = 0V, VDD to DGND = +3.3V. All voltages are referenced to VEE, unless otherwise noted. Typical values are at AGND = +48V, DGND = +48V, VDD = (DGND + 3.3V), TA = +25°C. Currents are positive when entering the pin and negative otherwise.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Setup Time for a Repeated START Condition (Sr)	tSU, STA	(Note 9)	0.6			μs
Data Hold Time	thd, dat	(Note 9)	0		150	ns
Data Setup Time	tsu, dat	(Note 9)	100			ns
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	(Note 9)	20+0.1C <sub>E</sub>	3	300	ns
Fall Time of SDA Transmitting	tF	(Note 9)	20+0.1CE	3	300	ns
Setup Time for STOP Condition	tsu, sto	(Note 9)	0.6			μs
Capacitive Load for Each Bus Line	Св	(Note 9)			400	pF
Pulse Width of Spike Suppressed	tsp	(Note 9)			50	ns

Note 1: GATE\_ is internally clamped to 11.4V above VEE. Driving GATE\_ higher than 11.4V above VEE may damage the device.

Note 2: Default values. The charge/discharge currents are programmable through the serial interface (see the Register Map and Description section).

Note 3: Default values. The current-limit thresholds are programmed through the I<sup>2</sup>C-compatible serial interface (see the Register Map and Description section).


Note 4: This is the default value. Threshold can be programmed through serial interface R23h[2:0].

- **Note 5:** AC disconnect works only if  $V_{DD} V_{DGND} \ge 3V$ .
- Note 6: tDISC can also be programmed through the serial interface (R29h) (see the Register Map and Description section).
- Note 7: RD = (VOUT 2 VOUT 1) / (IDET 2 IDET 1). VOUT 1, VOUT 2, IDET 2 and IDET 1 represent the voltage at OUT\_ and the current at DET\_ during phase 1 and 2 of the detection.
- Note 8: Default values. The startup and fault times can be also programmed through the I<sup>2</sup>C serial interface (see the Register Map and Description section).


Note 9: Guaranteed by design. Not subject to production testing.

### **Typical Operating Characteristics**

(VEE = -48V, VDD = +3.3V, AUTO = AGND = DGND = 0,  $\overline{\text{RESET}} = \overline{\text{SHD}}$  = unconnected,  $R_{\text{SENSE}} = 0.5\Omega$ ,  $T_A = +25^{\circ}$ C, all registers = default setting, unless otherwise noted.)



**Typical Operating Characteristics (continued)** 





 $(V_{EE} = -48V, V_{DD} = +3.3V, AUTO = AGND = DGND = 0, \overline{RESET} = \overline{SHD}_{-} = unconnected, R_{SENSE} = 0.5\Omega, T_{A} = +25^{\circ}C,$ 

**MAX5935** 


### **Typical Operating Characteristics (continued)**


 $(V_{EE} = -48V, V_{DD} = +3.3V, AUTO = AGND = DGND = 0, \overline{RESET} = \overline{SHD}_{-} = unconnected, R_{SENSE} = 0.5\Omega, T_{A} = +25^{\circ}C, all registers = default setting, unless otherwise noted.)$ 





SHORT-CIRCUIT RESPONSE TIME










### Typical Operating Characteristics (continued)

 $(V_{EE} = -48V, V_{DD} = +3.3V, AUTO = AGND = DGND = 0, \overline{RESET} = \overline{SHD}_{-} = unconnected, R_{SENSE} = 0.5\Omega, T_{A} = +25^{\circ}C, all registers = default setting, unless otherwise noted.)$ 








DETECTION WITH INVALID PD (33k (2) MAX935 Inc22 (AGND - OUT) SV/div OV IOUT ImA/div OA 100ms/div

(AGND - OUT) 5\/div 0V

100ms/div

DETECTION WITH INVALID PD (15k $\Omega$ )


STARTUP IN MIDSPAN MODE WITH VALID PD ( $25k\Omega$  and  $0.1\mu$ F)




**MAX5935** 


### Typical Operating Characteristics (continued)

 $(V_{EE} = -48V, V_{DD} = +3.3V, AUTO = AGND = DGND = 0, \overline{RESET} = \overline{SHD}_{-} = unconnected, R_{SENSE} = 0.5\Omega, T_{A} = +25^{\circ}C, all registers = default setting, unless otherwise noted.)$ 







**DETECTION WITH OUTPUT SHORTED** 




DETECTION WITH INVALID PD (OPEN CIRCUIT, USING TYPICAL OPERATING CIRCUIT 2)



DETECTION WITH INVALID PD (OPEN CIRCUIT, USING TYPICAL OPERATING CIRCUIT 1)








## \_\_\_\_\_Pin Description

PIN	NAME	FUNCTION
1	RESET	Hardware Reset. Pull $\overrightarrow{\text{RESET}}$ low for at least 300µs to reset the device. All internal registers reset to their default value. The address (A0–A3), and AUTO and MIDSPAN input logic levels latch on during low-to-high transition of $\overrightarrow{\text{RESET}}$ . Internally pulled up to V <sub>DD</sub> with a 50k $\Omega$ resistor.
2	MIDSPAN	MIDSPAN Mode Input. An internal 50k $\Omega$ pulldown resistor to DGND sets the default mode to endpoint PSE operation (power-over-signal pairs). Pull MIDSPAN TO VDIG to set MIDSPAN operation. The MIDSPAN value latches after the IC is powered up or reset (see the <i>PD Detection</i> section).
3	ĪNT	Open-Drain Interrupt Output. INT goes low whenever a fault condition exists. Reset the fault condition using software or by pulling RESET low (see the <i>Interrupt</i> section of the <i>Detailed Description</i> for more information about interrupt management).
4	SCL	Serial Interface Clock Line
5	SDAOUT	Serial Output Data Line. Connect the data line optocoupler input to SDAOUT (see the <i>Typical Application Circuit</i> ). Connect SDAOUT to SDAIN if using a 2-wire I <sup>2</sup> C-compatible system.
6	SDAIN	Serial Interface Input Data Line. Connect the data line optocoupler output SDAIN (see the <i>Typical Application Circuit</i> ). Connect SDAIN to SDAOUT if using a 2-wire wire I <sup>2</sup> C-compatible system.
7–10	A3, A2, A1, A0	Address Bit. A3, A2, A1, and A0 form the lower part of the device's address. Address inputs default high with an internal 50k $\Omega$ pullup resistor to V <sub>DD</sub> . The address values latch when V <sub>DD</sub> or V <sub>EE</sub> ramps up and exceeds its UVLO threshold or after a reset. The 3 MSB bits of the address are set to 010.
11–14	DET1, DET2, DET3, DET4	Detection and Classification Voltage Output. Use DET1 to set the detection and classification probe voltages on port 1. Use DET1 for the AC voltage sensing of port 1 when using the AC disconnect scheme (see the <i>Typical Application Circuit</i> ).
15	DGND	Connect to Digital Ground
16	V <sub>DD</sub>	Positive Digital Supply. Connect to digital supply (referenced to DGND).
17–20	SHD1, SHD2, SHD3, SHD4	Port Shutdown Input. Pull $\overline{\text{SHD}}$ low to turn-off the external FET on port Internally pulled up to V_DD with a 50k $\Omega$ resistor.
21	AGND	Analog Ground. Connect to the high-side analog supply.
22, 25, 29, 32	SENSE4, SENSE3, SENSE2, SENSE1	MOSFET Source Current-Sense Negative Input. Connect to the source of the power MOSFET and connect a current-sense resistor between SENSE_ and V <sub>EE</sub> (see the <i>Typical Application Circuit</i> ).
23, 26, 30, 33	GATE4, GATE3, GATE2, GATE1	Port_MOSFET Gate Driver. Connect GATE_ to the gate of the external FET (see the <i>Typical Application Circuit</i> ).
24, 27, 31, 34	OUT4, OUT3, OUT2, OUT1	MOSFET Drain-Output Voltage Sense. Connect OUT_ to the power MOSFET drain through a resistor (100 $\Omega$ to 100k $\Omega$ ). The low leakage at OUT_ limits the drop across the resistor to less than 100mV (see the <i>Typical Application Circuit</i> ).
28	V <sub>EE</sub>	Low-Side Analog Supply Input. Connect the low-side analog supply to V <sub>EE</sub> (-48V). Bypass with a $1\mu$ F capacitor between AGND and V <sub>EE</sub> .
35	AUTO	AUTO or SHUTDOWN Mode Input. Force high to enter AUTO mode after a reset or power-up. Drive low to put the MAX5935 into SHUTDOWN mode. In SHUTDOWN mode, software controls the operational modes of the MAX5935. A 50k $\Omega$ internal pulldown resistor defaults AUTO low. AUTO latches when V <sub>DD</sub> or V <sub>EE</sub> ramps up and exceeds its UVLO threshold or when the device resets. Software commands can take the MAX5935 out of AUTO while AUTO is high.
36	OSC_IN	Oscillator Input. AC-disconnect detection function uses OSC_IN. Connect a 100Hz $\pm$ 10%, 2VP-P $\pm$ 5%, +1.2V offset sine wave to OSC_IN. If the oscillator positive peak falls below OSC_FAIL threshold of 2V, the ports that have the AC function enabled shut down and are not allowed to power up. When not using the AC-disconnect detection function, leave OSC_IN unconnected.



FOLDBACK MAXIM CONTROL MAX5935 4mVC 182mV 212mV  $\triangleleft$ 

Figure 1. MAX5935 Functional Diagram

### **Detailed Description**

The MAX5935 four-port network power controller controls -32V to -60V negative supply rail systems. Use the MAX5935, which is compliant with the IEEE 802.3af standard for power-sourcing equipment (PSE) in power-over-LAN applications. The MAX5935 provides Power Device (PD) discovery, classification, current limit, both DC and AC load disconnect detections, and

other necessary functions for an IEEE 802.3af-compliant PSE. The MAX5935 can be used in either endpoint PSE (LAN Switch/Router) or midspan PSE (Power Injector) applications.

The MAX5935 is fully software-configurable and programmable with more than 25 internal registers. The device features an I<sup>2</sup>C-compatible, 3-wire serial interface and a class-over-current detection. The class-



DET\_

OUT\_

GATE

SENSE\_

VOLTAGE

SENSING

13V CLAMP

10V

90u

50µA

over-current detection function enables system power management where it detects a PD that draws more current than the allowable amount for its class. The MAX5935's extensive programmability enhances system flexibility and allows for uses in other applications.

The MAX5935 has four different operating modes: auto mode, semi-auto mode, manual mode, and shutdown mode (see the *Operation Modes* section). A special Watchdog feature allows the hardware to gracefully take over control if the software/firmware crashes. A cadence timing feature allows the MAX5935 to be used in midspan systems.

The MAX5935 provides input undervoltage lockout, input undervoltage detection, input overvoltage lockout, overtemperature protection, output voltage slew-rate limit during startup, power-good status, and fault status. The MAX5935's programmability includes gatecharging current, current-limit threshold, startup timeout, overcurrent timeout, autorestart duty cycle, PD-disconnect AC-detection threshold, and PD-disconnect detection timeout.

The MAX5935 communicates with the system microcontroller through an I<sup>2</sup>C-compatible interface. The MAX5935 features separate input and output data lines (SDAIN and SDAOUT) for use with optocoupler isolation. The MAX5935 is a slave device. Its four address inputs allow 16 unique MAX5935 addresses. A separate INT output and four independent shutdown inputs (SHD\_) allow fast interrupt signals between the MAX5935 and the microcontroller. A RESET input allows hardware reset of the device.

**Reset** Reset is a condition the MAX5935 enters following any of the following conditions:

- After power-up (VEE and VDD rise above their UVLO thresholds)
- Hardware reset. The RESET input is driven low and up high again any time after power-up.
- Software reset. Writing a 1 into R1Ah[4] any time after power-up.
- Thermal shutdown

During a reset, the MAX5935 resets its register map to the Reset state as shown in Table 30 and latches in the state of AUTO (pin 35) and MIDSPAN (pin 2). During normal operation, changes at the AUTO and MIDSPAN inputs are ignored. While the condition that caused the reset persists (i.e., high temperature, RESET input low or UVLO conditions), the MAX5935 will not acknowledge any addressing from the serial interface.

### Port Reset (R1Ah[3:0])

Set high anytime during normal operation to turn off power and clear the events and status registers of the corresponding port. Port reset only resets the events and status registers.

### **Operation Modes**

The MAX5935 contains four independent but identical state machines to provide reliable and real-time control of the four network ports. Each state machine has four different operating modes: auto, semi-auto, manual, and shutdown. Auto mode allows the device to operate automatically without any software supervision. Semiauto mode, upon request, continuously detects and classifies a device connected to a port but does not power up that port until instructed by software. Manual mode allows total software control of the device and is useful in system diagnostic. Shutdown mode terminates all activities and securely turns off power to the ports. Switching between AUTO, SEMI, or MANUAL mode does not take effect until the part finishes its current task. When the port is set into SHUTDOWN mode, all the port operations are immediately stopped and the port remains idle until SHUTDOWN is exited.

### Automatic (AUTO) Mode

Enter automatic (AUTO) mode by forcing the AUTO input high prior to a reset, or by setting R12h[P\_ M1,P\_M0] to [1,1] during normal operation (see Tables 15 and 15a). In AUTO mode, the MAX5935 performs detection and classification, and powers up the port automatically once a valid power device (PD) is detected at the port. If a valid PD is not connected at the port, the MAX5935 repeats the detection routine continuously until a valid PD is connected.

Going into AUTO mode, the DET\_EN and CLASS\_EN bits are set to high and stay high unless changed by software. Using software to set DET\_EN and/or CLASS\_EN low causes the MAX5935 to skip detection and/or classification. As a protection, disabling the Detection routine in AUTO mode will not allow the corresponding port to power up, unless the DET\_BYP (R23H[4]) is set to 1.

The AUTO status is latched into the register only during a reset. Any changes to the AUTO input after reset is ignored.

### Semi-Automatic (SEMI) Mode

Enter semi-automatic (SEMI) mode by setting R12h[P\_M1,P\_M0] to [1,0] during normal operation (see Tables 15 and 15a). In SEMI mode, the MAX5935, upon request, performs detection and/or classification repeatedly but does not power up the port(s), regardless of the status of the port connection.

///XI//

Setting R19h[PWR\_ON\_] (Table 21) high immediately terminates detection/classification routines and turns on power to the port(s).

R14h[DET\_EN\_, CLASS\_EN\_] default to low in SEMI mode. Use software to set R14h[DET\_EN\_, CLASS\_EN\_] to high to start the detection and/or classification routines. R14h[DET\_EN\_, CLASS\_EN\_] are reset every time the software commands a power-off of the port (either through reset or PWR\_OFF). In any other cases, the status of the bits is left unchanged (including when the state machine turns off the power because a load disconnect or a fault condition is encountered).

### MANUAL Mode

Enter MANUAL mode by setting R12h[P\_M1,P\_M0] to [0,1] during normal operation (see Tables 15 and 15a). MANUAL mode allows the software to dictate any sequence of operation. Write a 1 to both R14h[DET\_ EN\_] and R14h[CLASS\_EN\_] start detection and classification operations, respectively and in that priority order. After execution, the command is cleared from the register(s). PWR\_ON\_ has highest priority. Setting PWR\_ON\_ high at any time causes the device to enter the powered mode immediately. Setting DET\_EN and CLASS\_EN high at the same time causes detection to be performed first. Once in the powered state, the device ignores DET\_EN\_ or CLASS\_EN\_ commands.

When switching to MANUAL mode from another mode, DET\_EN\_, CLASS\_EN\_ default to low. These bits become "pushbutton" rather than configuration bits (i.e., writing ones to these bits while in MANUAL mode commands the device to execute one cycle of detection and/or classification. The bits are reset back to zeros at the end of the execution). Putting the MAX5935 into shutdown mode immediately turns off power and halts all operations to the corresponding port. The event and status bits of the affected port(s) are also cleared. In SHUTDOWN mode, the DET\_EN, CLASS\_EN, and PWR\_ON commands are ignored.

In SHUTDOWN mode, the serial interface operates normally.

### Watchdog

R1Dh, R1Eh, and R1Fh registers control Watchdog operation. The Watchdog function, when enabled, allows the MAX5935 to gracefully take over control or securely shut down the power to the ports in case of software/firmware crashes. Contact the factory for more details. **PD Detection** When PD detection is activated, the MAX5935 probes the output for a valid PD. After each detection cycle, the device sets the DET\_END\_ bit R04h/05h[3:0] high and reports the detection results in the status registers R0Ch[2:0], R0Dh[2:0], R0Eh[2:0], and R0Fh[2:0]. The DET\_END\_ bit is reset to low when read through R05h or after a port reset. Both DET\_END\_bit status registers are cleared after the port powers down.

A valid PD has a  $25k\Omega$  discovery signature characteristic as specified in the IEEE 802.3af standard. Table 1 shows the IEEE 802.3af specification for a PSE detecting a valid PD signature (see the *Typical Application Circuit* and Figure 2). The MAX5935 can probe and categorize different types of devices connected to the port such as a valid PD, an open circuit, a low resistive load, a high resistive load, a high capacitive load, a positive DC supply, or a negative DC supply.

During detection, the MAX5935 turns off the external MOSFET and forces two probe voltages through the DET\_ input. The current through the DET\_ input is measured as well as the voltage at OUT\_. A two-point slope measurement is used as specified by the IEEE 802.3af standard to verify the device connected to the port. The MAX5935 implements appropriate settling times and a 100ms digital integration to reject 50Hz/60Hz power-line noise coupling.

An external diode, in series with the DET\_ input, restricts PD detection to the 1st quadrant as specified by the IEEE 802.3af standard. To prevent damage to non-PD devices and to protect itself from an output short circuit, the MAX5935 limits the current into DET\_ to less than 2mA maximum during PD detection.

In midspan mode, the MAX5935 waits 2.2s before attempting another detection cycle after every failed detection. The first detection, however, happens immediately after issuing the detection command.

### Power Device Classification (PD Classification)

During the PD classification mode, the MAX5935 forces a probe voltage (-18V) at DET\_ and measures the current into DET\_. The measured current determines the class of the PD.

After each classification cycle, the device sets the CL\_END\_ bit (R04h/05h[7:4]) high and reports the classification results in the status registers R0Ch[6:4], R0Dh[6:4], R0Eh[6:4], and R0Fh[6:4]. The CL\_END\_ bit is reset to low when read through register R05h or after a port reset. Both Class\_END\_bit status registers are cleared after the port powers down.



# Table 1. PSE PI Detection Modes Electrical Requirement(Table 33-2 of the IEEE 802.3af Standard)

PARAMETER	SYMBOL	MIN	MAX	UNITS	ADDITIONAL INFORMATION
Open-Circuit Voltage	V <sub>OC</sub>	_	30	V	In detection mode only.
Short-Circuit Current	I <sub>SC</sub>	—	5	mA	In detection mode only.
Valid Test Voltage	Vvalid	2.8	10	V	
Voltage Difference Between Test Points	ΔVTEST	1	_	V	
Time Between Any Two Test Points	tBP	2	_	ms	This timing implies a 500Hz maximum probing frequency.
Slew Rate	VSLEW	_	0.1	V/µs	
Accept Signature Resistance	Rgood	19	26.5	kΩ	
Reject Signature Resistance	R <sub>BAD</sub>	< 15	> 33	kΩ	
Open-Circuit Resistance	R <sub>OPEN</sub>	500		kΩ	
Accept Signature Capacitance	C <sub>GOOD</sub>	—	150	nF	
Reject Signature Capacitance	CBAD	10	_	μF	
Signature Offset Voltage Tolerance	V <sub>OS</sub>	0	2.0	V	
Signature Offset Current Tolerance	I <sub>OS</sub>	0	12	μA	

# Table 2. PSE Classification of a PD(Table 33.4 of the IEEE 802.3af Standard)

MEASURED ICLASS (mA)	CLASSIFICATION
0 to 5	Class 0
> 5 and < 8	May be Class 0 and 1
8 to 13	Class 1
> 13 and < 16	May be Class 0, 1, or 2
16 to 21	Class 2
> 21 and < 25	May be Class 0, 2, or 3
25 to 31	Class 3
> 31 and <35	May be Class 0, 3, or 4
35 to 45	Class 4
> 45 and < 51	May be Class 0 or 4

Table 2 shows the IEEE 802.3af requirement for a PSE classifying a PD at the Power Interface (PI).

### **Powered State**

When the part enters PWR MODE, the tSTART and tDISC timers are reset. Before turning on the power, the part

checks if any other port is not turning on and if the tFAULT timer is zero. Another check is performed if the ACD\_EN bit is set; in this case, the OSC\_FAIL bit must be low (oscillator is okay) for the port to be powered.

If these conditions are met, then the part enters startup where it turns on power to the port. An internal signal, POK\_, is asserted high when V<sub>OUT</sub> is within 2V from V<sub>EE</sub>. PGOOD\_ status bits are set high if POK\_ stays high longer than t<sub>PGOOD</sub>. PGOOD immediately resets when POK goes low.

The PWR\_CHG bit sets when a port powers up or down. PWR\_EN sets when a port powers up and resets when a port shuts down. The port shutdown timer lasts 0.5ms and prevents other ports from turning off during that period, except in the case of emergency shutdowns (RESET = L, RESET\_IC = H, VEEUVLO, VDDUVLO, and TSHD).

The MAX5935 always checks the status of all ports before turning off. A priority logic system determines the order to prevent the simultaneous turn-on or turn-off of the ports. The port with the lesser ordinal number gets priority over the others (i.e., Port 1 turns on first, Port 2 second, Port 3 third and Port 4 fourth). Setting PWR\_OFF\_ high turns off power to the corresponding port.




Figure 2. Detection, Classification, and Power-Up Port Sequence




Figure 3. PGOOD Timing

### **Overcurrent Protection**

A sense resistor (Rs), connected between SENSE\_ and VFF, monitors the load current. Under all circumstances, the voltage across Rs never exceeds the threshold V<sub>SU LIM</sub>. If SENSE\_ exceeds V<sub>SU LIM</sub>, an internal current-limiting circuit regulates the GATE voltage, limiting the current to ILIM = VSU LIM / Rs. During transient conditions, if the SENSE\_ voltage exceeds VSU LIM, a fast pulldown circuit activates in order to quickly recover from the current overshoot. During startup, if the current-limit condition persists, when the startup timer, tSTART, times out, the port shuts off and the STRT\_FLT\_ bit is set. In the normal powered state, the MAX5935 checks for overcurrent conditions as determined by  $V_{FLT}_{LIM}$  = ~88% of  $V_{SU}_{LIM}$ . The tFAULT counter sets the maximum-allowed continuous overcurrent period. The tFAULT counter increases when VSENSE exceeds VFLT\_LIM and decreases at a slower pace when VSENSE drops below VFLT LIM. A slower decrement for the tFAULT counter allows for detecting repeated short-duration overcurrents. When the counter reaches the tFAULT limit, the MAX5935 powers off the port and asserts the IMAX\_FLT\_ bit. For a continuous overstress, a fault latches exactly after a period of tFAULT. VSU LIM, is programmable using R27h[4-7]. tFAULT is programmable using R16h[2-3] and R28[4-7].

After power-off due to an overcurrent fault, and if the RSTR\_EN bit is set, the  $t_{FAULT}$  timer is not immediately reset but starts decrementing at the same slower pace. The MAX5935 allows the port to be powered on only when the  $t_{FAULT}$  counter is at zero. This feature sets an automatic duty-cycle protection to the external MOSFET to avoid overheating. The duty cycle is programmable using R16h[6-7].

The MAX5935 continuously flags when the current exceeds the maximum current allowed for the class as indicated in the CLASS status register. When class overcurrent occurs, the MAX5935 sets the IVC bit in register R09h.

### **Foldback Current**

During startup and normal operation, an internal circuit senses the voltage at OUT\_ and reduces the currentlimit value when ( $V_{OUT_}$  -  $V_{EE}$ ) > 30V. The foldback function helps to reduce the power dissipation on the FET. The current limit eventually reduces to 1/3 of I<sub>LIM</sub> when ( $V_{OUT_}$  -  $V_{EE}$ ) > 50V (see Figure 4).




Figure 4. Foldback Current Characteristics

### **MOSFET Gate Driver**

Connect the gate of the external n-channel MOSFET to GATE\_. An internal 50µA current source pulls GATE\_ to (VEE + 10V) to turn on the MOSFET. An internal 40µA current source pulls down GATE\_ to VEE to turn off the MOSFET.

The pullup and pulldown current controls the maximum slew rate at the output during turn-on or turn-off. The pullup current (gate-charging current) is programmable using R23h[5-7]. Use the following equation to set the maximum slew rate:

$$\frac{\Delta V_{OUT}}{\Delta t} = \frac{I_{GATE}}{C_{GD}}$$

where C<sub>GD</sub> is the total capacitance between GATE and DRAIN of the external FET. Current limit and the capacitive load at the drain control the slew rate during startup. During current-limit regulation, the MAX5935 manipulates the GATE\_ voltage to control the voltage at SENSE\_. A fast pulldown activates if SENSE\_ overshoots the limit threshold. The fast pulldown current increases with the amount of overshoot. The maximum fast pulldown current is 100mA.

During turn-off when the GATE voltage reaches a value lower than 1.2V, a strong pulldown switch is activated to keep the FET securely off.

VDD supplies power for the internal logic circuitry. VDD ranges from +1.71V to +3.7V and determines the logic thresholds for the CMOS connections (SDAIN, SDAOUT, SCL, AUTO, SHD\_, A\_). This voltage range enables the MAX5935 to interface with a nonisolated low-voltage microcontroller. The MAX5935 checks the



### **Digital Logic**

# (VDDUVLO) of +1.35V. A VDDUVLO condition keeps the

MAX5935 in reset and the ports shut off. Bit 0 in the supply event register shows the status of VDDUVLO (Table 11) after VDD has recovered. All logic inputs and outputs reference to DGND. DGND and AGND are completely isolated internally to the MAX5935. In a completely isolated system, the digital signal can be referenced indifferently to VAGND or VEE or at voltages even higher than AGND (up to 60V). VDD - VDGND must be greater than 3.0V when  $V_{DGND} \leq (V_{EE} + 3.0V)$ 

digital supply for compatibility with the internal logic.

The MAX5935 also features a VDD undervoltage lockout

for Power-Over-LAN

**Quad Network Power Controller** 

When using the AC disconnect-detection feature, AGND must be connected directly to DGND and Vnn must be greater than +3V. In this configuration, connect DGND to AGND at a single point in the system as close to MAX5935 as possible.

### Hardware Shutdown

SHD\_ shuts down the respective ports without using the serial interface. Hardware shutdown offers an emergency turn-off feature that allows a fast disconnect of the power supply from the port. Pull SHD\_ low to remove power.

### Interrupt

The MAX5935 contains an open-drain logic output (INT) that goes low when an interrupt condition exists. R00h and R01h (Tables 5 and 6) contain the definitions of the interrupt registers. The mask register R01h determines events that trigger an interrupt. As a response to an interrupt, the controller reads the status of the event register to determine the cause of the interrupt and takes subsequent actions. Each interrupt event register also contains a clear-on-read (CoR) register. Reading through the CoR register address clears the interrupt. INT remains low when reading the interrupt through the read-only addresses. For example, to clear a startup fault on port 4 read address 09h (see Table 10). Use the alobal pushbutton bit on register 1Ah (bit 7. Table 22) to clear interrupts, or use a software or hardware reset.

### Undervoltage and Overvoltage Protection

The MAX5935 contains several undervoltage and overvoltage protection features. Table 11 in the Register Map and Description section shows a detailed list of the undervoltage and overvoltage protection features. An internal VEE undervoltage-lockout (VEEUVLO) circuit keeps the MOSFET off and the MAX5935 in reset until VAGND - VEE exceeds 29V for more than 3ms. An internal  $V_{FF}$  overvoltage ( $V_{FF} \cap V$ ) circuit shuts down the ports when (VAGND - VEE) exceeds 60V. The digital supply also contains an undervoltage lockout (VDDUVLO).

The MAX5935 also features three other undervoltage and overvoltage interrupts: VEE undervoltage interrupt (VEEUV), VDD undervoltage interrupt (VDDUV), and VDD overvoltage interrupt (VDDOV). A fault latches into the supply events register (Table 11), but the MAX5935 does not shut down the ports with a VEEUV, VDDUV, or VDDOV.

### **DC Disconnect Monitoring**

Setting R13h[DCD\_EN\_] bits high enables DC load monitoring during normal powered state. If SENSE\_ falls below the DC load disconnect threshold, V<sub>DCTH</sub>, for more than t<sub>DISC</sub>, the device turns off power and asserts the LD\_DISC\_ bit of the corresponding port. t<sub>DISC</sub> is programmable using R16h[0-1] and R27h[0-3].

### **AC Disconnect Monitoring**

The MAX5935 features AC load disconnect monitoring. Connect an external sine wave to OSC\_IN. The oscillator requirements are:

- Frequency  $\times V_{P-P} = 200V_{P-P} \times Hz \pm 15\%$
- Positive peak voltage > +2V
- Frequency > 60Hz
- A 100Hz ±10%, 2V<sub>P-P</sub> ±5%, with +1.2V offset (V<sub>PEAK</sub> = +2.2V, typ) is recommended.

The MAX5935 buffers and amplifies 3x the external oscillator signal and sends the signal to DET\_, where the sine wave is AC-coupled to the output. The MAX5935 senses the presence of the load by monitoring the amplitude of the AC current returned to DET\_ (see the *Functional Diagram*).

Setting R13h[ACD\_EN\_] bits high enable AC load disconnect monitoring during the normal powered state. If the AC current peak at the DET\_ pin falls below I<sub>ACTH</sub> for more than t<sub>DISC</sub>, the device turns off power and asserts the LD\_DISC\_ bit of the corresponding port. I<sub>ACTH</sub> is programmable using R23h[0-3].

An internal comparator checks for a proper amplitude of the oscillator input. If the positive peak of the input sinusoid falls below a safety value of 2V, OSC\_FAIL sets and the port shuts down. Power cannot be applied to the ports when ACD\_EN is set high and OSC\_FAIL is set high. Leave OSC\_IN unconnected or connect it to DGND when not using AC disconnect detection.

When using the AC disconnect detection feature, connect AGND directly to DNGD as close as possible to the IC. The MAX5935 also requires a  $V_{DD}$  of greater than +3V for this function. See the *Typical Application Circuit* with AC disconnect for other external component requirements.

### Table 3. MAX5935 Address

C		1	0	A3	A2	A1	A0	R/W
---	--	---	---	----	----	----	----	-----

### **Thermal Shutdown**

If the MAX5935 die temperature reaches +150°C, an overtemperature fault generates and the MAX5935 shuts down and the MOSFETs turn off. The die temperature of the MAX5935 must cool down below +130°C to remove the overtemperature fault condition. After a thermal shutdown, the part is reset.

### **Address Inputs**

A3, A2, A1, and A0 represent the four LSBs of the chip address, the complete seven bits chip address (see Table 3).

The four LSBs latch on the low-to-high transition of RESET or after a power-supply start (either on V<sub>DD</sub> or V<sub>EE</sub>). Address inputs default high through an internal 50k $\Omega$  pullup resistor to V<sub>DD</sub>. The MAX5935 also responds to the call through a global address 60h (see the *Global Addressing and Alert Response Protocol* section).

### I<sup>2</sup>C-Compatible Serial Interface

The MAX5935 operates as a slave that sends and receives data through an I<sup>2</sup>C-compatible, 2-wire or 3-wire interface. The interface uses a serial data input line (SDAIN), a serial data output line (SDAOUT) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX5935, and generates the SCL clock that synchronizes the data transfer. In most applications, connect the SDAIN and the SDAOUT lines together to form the serial data line (SDA).

Using the separate input and output data lines allows optocoupling with the controller bus when an isolated supply powers the microcontroller.

The MAX5935 SDAIN line operates as input. The MAX5935 SDAOUT operates as an open-drain output. A pullup resistor, typically  $4.7k\Omega$ , is required on SDAOUT. The MAX5935 SCL line operates only as an input. A pullup resistor, typically  $4.7k\Omega$ , is required on SCL if there are multiple masters, or if the master in a single-master system has an open-drain SCL output.

### Serial Addressing

Each transmission consists of a START condition (Figure 7) sent by a master, followed by the MAX5935 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition.






Figure 5. 2-Wire Serial Interface Timing Details




Figure 6. 3-Wire Serial Interface Timing Details




Figure 7. Start and Stop Conditions

### Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master fin-





Figure 8. Bit Transfer

ishes communicating with the slave, the master issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The stop condition frees the bus for another transmission.



MAX5935






Figure 10. Slave Address

### Bit Transfer

Each clock pulse transfers one data bit (Figure 8). The data on SDA must remain stable while SCL is high.

### Acknowledge

The acknowledge bit is a clocked 9th bit (Figure 9), which the recipient uses as a handshake receipt of each byte of data. Thus, each byte effectively transferred requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA (or the SDAOUT in the 3-wire interface) during the acknowledge clock pulse, such that the SDA line is stable low during the high period of the clock pulse. When the master transmits to the MAX5935, the MAX5935 generates the acknowledge bit. When the MAX5935 transmits to the master generates the acknowledge bit.

### Slave Address

The MAX5935 has a 7-bit long slave address (Figure 10). The bit following the 7-bit slave address (bit eight) is the R/W bit, which is low for a write command and high for a read command.

010 always represent the first three bits (MSBs) of the MAX5935 slave address. Slave address bits A3, A2, A1, and A0 represent the states of the MAX5935's A3, A2, A1, and A0 inputs, allowing up to sixteen MAX5935 devices to share the bus. The states of the A3, A2, A1,

and A0 latch in upon the reset of the MAX5935 into register R11h. The MAX5935 monitors the bus continuously, waiting for a START condition followed by the MAX5935's slave address. When the MAX5935 recognizes its slave address, it acknowledges and is then ready for continued communication.

Global Addressing and Alert Response Protocol The global address call is used in writing mode to write the same register to multiple devices (address 0x60). In read mode (address 0x61), the global address call is used as the Alert Response address. When responding to a global call, the MAX5935 puts out on the data line its own address whenever its interrupt is active and so does every other device connected to the SDAOUT line that has an active interrupt. After every bit is transmitted, the MAX5935 checks that the data line effectively corresponds to the data it is delivering. If it is not, it then backs off and frees the data line. This litigation protocol always allows the part with the lowest address to complete the transmission. The microcontroller can then respond to the interrupt and take proper actions. The MAX5935 does not reset its own interrupt at the end of the Alert Response protocol. The microcontroller has to do it by clearing the event register through their CoR addresses or activating the CLR\_INT pushbutton.






Figure 11. Control Byte Received




Figure 12. Control and Single Data Byte Received




Figure 13. 'n' Data Bytes Received

### Message Format for Writing the MAX5935

A write to the MAX5935 comprises of the MAX5935's slave address transmission with the R/W bit set to 0, followed by at least one byte of information. The first byte of information is the command byte (Figure 11). The command byte determines which register of the MAX5935 is written to by the next byte, if received. If the MAX5935 detects a STOP condition after receiving the command byte, then the MAX5935 takes no further action beyond storing the command byte. Any bytes received after the command byte are data bytes. The first data byte goes into the internal register of the

MAX5935 selected by the command byte. If the MAX5935 transmits multiple data bytes before the MAX5935 detects a STOP condition, these bytes store in subsequent MAX5935 internal registers because the control byte address auto-increments.

Any bytes received after the control byte are data bytes. The first data byte goes into the internal register of the MAX5935 selected by the control byte (Figure 8).

If multiple data bytes are transmitted before a STOP condition is detected, these bytes are stored in subsequent MAX5935 internal registers because the control byte address auto-increments.

**MAX5935** 

COMMAND BYTE ADDRESS RANGE	AUTO-INCREMENT BEHAVIOR		
0x00 to 0x26	Command address will auto- increment after byte read or written		
0x26	Command address remains at 0x26 after byte written or read		

### **Table 4. Auto-Increment Rules**

### Message Format for Reading

The MAX5935 reads using the MAX5935's internally stored command byte as an address pointer, the same way the stored command byte is used as an address pointer for a write. The pointer auto-increments after reading each data byte using the same rules as for a write. Thus, a read is initiated by first configuring the MAX5935's command byte by performing a write (Figure 12). The master now reads "n" consecutive bytes from the MAX5935, with the first data byte read from the register addressed by the initialized command byte (Figure 13). When performing read-after-write verification, remember to reset the command byte's address because the stored control byte address autoincrements after the write.

### **Operation with Multiple Masters**

When the MAX5935 operates on a 2-wire interface with multiple masters, a master reading the MAX5935 should use repeated starts between the write that sets the MAX5935's address pointer, and the read(s) that takes the data from the location(s). It is possible for master 2 to take over the bus after master 1 has set up the MAX5935's address pointer but before master 1 has read the data. If master 2 subsequently resets the MAX5935's address pointer, then master 1's read may be from an unexpected location.

### **Command Address Auto-Incrementing**

Address auto-incrementing allows the MAX5935 to be configured with fewer transmissions by minimizing the number of times the command address needs to be sent. The command address stored in the MAX5935 generally increments after each data byte is written or read (Table 4). The MAX5935 is designed to prevent overwrites on unavailable register addresses and unintentional wraparound of addresses.

### **Register Map And Description**

The interrupt register (Table 5) summarizes the event register status and is used to send an interrupt signal  $(\overline{INT} \text{ goes low})$  to the controller. Writing a 1 to R1Ah[7] clears all interrupt and events registers. A Reset sets R00h to 00h.

INT\_EN (R17h[7]) is a global interrupt mask (Table 6). The MASK\_ bits activate the corresponding interrupt bits in register R00h. Writing a 0 to INT\_EN (R17h[7]) disables the INT output.

A Reset sets R01h to AAA00A00b, where A is the state of the AUTO input prior to the reset.

The power event register (Table 7) records changes in the power status of the four ports. Any change in PGOOD\_ (R10h[7:4]) sets PG\_CHG\_ to 1. Any change in the PWR\_EN\_ (R10h[3:0]) sets PWEN\_CHG\_ to 1. PG\_CHG\_ and PWEN\_CHG\_ trigger on the edges of PGOOD\_ and PWR\_EN\_ and do not depend on the actual level of the bits. The power event register has two addresses. When read through the R02h address, the content of the register is left unchanged. When read through the CoR R03h address, the register content will be cleared. A Reset sets R02h/R03h = 00h.

DET\_END\_/CL\_END\_ is set high whenever detection/ classification is completed on the corresponding port. A 1 in any of the CL\_END\_ bits forces R00h[4] to 1. A 1 in any of the DET\_END\_ bits forces R00h[3] to 1. As with any of the other events register, the detect event register (Table 8) has two addresses. When read through the R04h address, the content of the register is left unchanged. When read through the CoR R05h address, the register content will be cleared. A Reset sets R04h/R05h = 00h.

LD\_DISC\_ is set high whenever the corresponding port shuts down due to detection of load removal. IMAX\_FLT\_ is set high when the port shuts down due to an extended overcurrent event after a successful startup. A 1 in any of the LD\_DISC\_ bits forces R00h[2] to 1. A 1 in any of the IMAX\_FLT\_ bits forces R00h[5] to 1. As with any of the other events registers, the fault event register (Table 9) has two addresses. When read through the R06h address, the content of the register is left unchanged. When read through the CoR R07h address, the register content will be cleared. A reset sets R06h/R07h = 00h.

If the port remains in current limit or the PGOOD condition is not met at the end of the startup period, the port shuts down and the corresponding STRT\_FLT\_ is set to 1. A 1 in any of the STRT\_FLT\_ bits forces R00h[6] to 1. IVC\_ is set to 1 whenever the port current exceeds the maximum allowed limit for the class (determined during the classification process). A 1 in any of IVC\_ forces R00h[6] to 1. When the CL\_DISC (R17h[2]) is set to 1, the port will also limit the load current according to its class as specified in the *Electrical Characteristics* table. As with any of the other events registers, the startup event register (Table 10) has two addresses. When



### Table 5. Interrupt Register

ADDRESS = 00h		h	DESCRIPTION			
SYMBOL	BIT	R/W	DESCRIPTION			
SUP_FLT	7	R	Interrupt signal for supply faults. SUP_FLT is the logic OR of all the bits [7:0] in register R0Ah/R0Bh (Table 8).			
TSTR_FLT	6	R	Interrupt signal for startup failures. TSRT_FLT is the logic OR of bits [7:0] in register R08h/R09h (Table 7).			
IMAX_FLT	5	R	Interrupt signal for current-limit violations. IMAX_FLT is the logic OR of bits [3:0] in register R06h/R07h (Table 6).			
CL_END	4	R	Interrupt signal for completion of classification. CL_END is the logic OR of bits [7:4] in register R04h/R05h (Table 5).			
DET_END	3	R	Interrupt signal for completion of detection. DET_END is the logic OR of bits [3:0] in register R04h/R05h (Table 5).			
LD_DISC	2	R	Interrupt signal for load disconnection. LD_DISC is the logic OR of bits [7:4] in register R06h/R07h (Table 6).			
PG_INT	1	R	Interrupt signal for PGOOD status change. PG_INT is the logic OR of bits [7:4] in register R02h/R03 (Table 4).			
PE_INT	0	R	Interrupt signal for power-enable status change. PEN_INT is the logic OR of bits [3:0] in register R02h/R03h (Table 4).			

### Table 6. Interrupt Mask Register

ADDRESS = 01h		h	DESCRIPTION		
SYMBOL	BIT	R/W	DESCRIPTION		
MASK7	7	R/W	Interrupt mask bit 7. A logic high enables the SUP_FLT interrupts. A logic low disables the SUP_FLT interrupts.		
MASK6	6	R/W	Interrupt mask bit 6. A logic high enables the TSTR_FLT interrupts. A low disables the TSTR_FLT interrupts.		
MASK5	5	R/W	Interrupt mask bit 5. A logic high enables the IMAX_FLT interrupts. A logic low disables the IMAX_FLT interrupts.		
MASK4	4	R/W	Interrupt mask bit 4. A logic high enables the CL_END interrupts. A logic low disables the CL_END interrupts.		
MASK3	3	R/W	Interrupt mask bit 3. A logic high enables the DET_END interrupts. A logic low disables the DET_END interrupts.		
MASK2	2	R/W	Interrupt mask bit 2. A logic high enables the LD_DISC interrupts. A logic low disables the LD_DISC interrupts.		
MASK1	1	R/W	Interrupt mask bit 1. A logic high enables the PG_INT interrupts. A logic low disables the PG_INT interrupts.		
MASKO	0	R/W	Interrupt mask bit 0. A logic high enables the PEN_INT interrupts. A logic low disables the PEN_INT interrupts.		

### Table 7. Power Event Register

ADDRESS	ADDRESS =		03h	DESCRIPTION		
SYMBOL	BIT	R/W	R/W	DESCRIPTION		
PG_CHG4	7	R	CoR	PGOOD change event for port 4		
PG_CHG3	6	R	CoR	PGOOD change event for port 3		
PG_CHG2	5	R	CoR	PGOOD change event for port 2		
PG_CHG1	4	R	CoR	PGOOD change event for port 1		
PWEN_CHG4	3	R	CoR	Power enable change event for port 4		
PWEN_CHG3	2	R	CoR	Power enable change event for port 3		
PWEN_CHG2	1	R	CoR	Power enable change event for port 2		
PWEN_CHG1	0	R	CoR	Power enable change event for port 1		

### Table 8. Detect Event Register

ADDRESS =		04h	05h	DESCRIPTION	
SYMBOL	BIT	R/W	R/W	DESCRIPTION	
CL_END4	7	R	CoR	Classification completed on port 4	
CL_END3	6	R	CoR	Classification completed on port 3	
CL_END2	5	R	CoR	Classification completed on port 2	
CL_END1	4	R	CoR	Classification completed on port 1	
DET_END4	3	R	CoR	Detection completed on port 4	
DET_END3	2	R	CoR	Detection completed on port 3	
DET_END2	1	R	CoR	Detection completed on port 2	
DET_END1	0	R	CoR	Detection completed on port 1	

### Table 9. Fault Event Register

ADDRESS	6 =	06h	07h	DESCRIPTION		
SYMBOL	BIT	R/W	R/W	DESCRIPTION		
LD_DISC4	7	R	CoR	Disconnect on port 4		
LD_DISC3	6	R	CoR	Disconnect on port 3		
LD_DISC2	5	R	CoR	Disconnect on port 2		
LD_DISC1	4	R	CoR	Disconnect on port 1		
IMAX_FLT4	3	R	CoR	Overcurrent on port 4		
IMAX_FLT3	2	R	CoR	Overcurrent on port 3		
IMAX_FLT2	1	R	CoR	Overcurrent on port 2		
IMAX_FLT1	0	R	CoR	Overcurrent on port 1		

ADDRESS	6 =	08h	09h	DESCRIPTION	
SYMBOL	BIT	R/W	R/W	DESCRIPTION	
IVC4	7	R	CoR	Class overcurrent flag for port 4	
IVC3	6	R	CoR	Class overcurrent flag for port 3	
IVC2	5	R	CoR	Class overcurrent flag for port 2	
IVC1	4	R	CoR	Class overcurrent flag for port 1	
STRT_FLT4	3	R	CoR	Startup failed on port 4	
STRT_FLT3	2	R	CoR	Startup failed on port 3	
STRT_FLT2	1	R	CoR	Startup failed on port 2	
STRT_FLT1	0	R	CoR	Startup failed on port 1	

### Table 10. Startup Event Register

### Table 11. Supply Event Register

ADDRESS	ADDRESS =		0Bh	DESCRIPTION			
SYMBOL	BIT	R/W	R/W	DESCRIPTION			
TSD	7	R	CoR	Overtemperature shutdown			
V <sub>DD_OV</sub>	6	R	CoR	V <sub>DD</sub> overvoltage condition			
V <sub>DD_UV</sub>	5	R	CoR	V <sub>DD</sub> undervoltage condition			
VEE_UVLO	4	R	CoR	V <sub>EE</sub> undervoltage-lockout condition			
V <sub>EE_OV</sub>	3	R	CoR	V <sub>EE</sub> overvoltage condition			
V <sub>EE_UV</sub>	2	R	CoR	V <sub>EE</sub> undervoltage condition			
OSC_FAIL	1	R	CoR	Oscillator amplitude is below limit			
V <sub>DD_UVLO</sub>	0	R	CoR	V <sub>DD</sub> undervoltage-lockout condition			

### Table 12. Port Status Registers

ADDRESS = 0Ch	DESCRIPTION		
SYMBOL	BIT		
Reserved	7	R	Reserved
	6	R	CLASS_[2]
CLASS_	5	R	CLASS_[1]
	4	R	CLASS_[0]
Reserved	3	R	Reserved
	2	R	DET_[2]
DET_ST_	1	R	DET_[1]
	0	R	DET_[0]

read through the R08h address, the content of the register is left unchanged. When read through the CoR R09h address, the register content will be cleared. A reset sets R08h/R09h = 00h. The MAX5935 continuously monitors the power supplies and sets the appropriate bits in the supply event register (Table 11).  $V_{DD}_{OV}/V_{EE}_{OV}$  is set to 1 whenever  $V_{DD}/V_{EE}$  exceeds its overvoltage threshold.  $V_{DD}_{UV}/V_{EE}_{UV}$  is set to 1 whenever  $V_{DD}/V_{EE}$  falls below its undervoltage threshold.

OSC\_FAIL is set to 1 whenever the amplitude of the oscillator signal at the OSC\_input falls below a level that might compromise the AC disconnect detection function. OSC\_FAIL generates an interrupt only if at least one of the ACD\_EN (R13h[7:4]) bit is set high.

A thermal shutdown circuit monitors the temperature of the die and resets the MAX5935 if the temperature exceeds +150°C. TSD is set to 1 after the MAX5935 returns to normal operation. TSD is also set to 1 after every UVLO reset.

When V<sub>DD</sub> and/or IV<sub>EE</sub>I is below its undervoltage-lockout (UVLO) threshold, the MAX5935 is in Reset mode and securely holds all ports off. When V<sub>DD</sub> and IV<sub>EE</sub>I rise to above their respective UVLO thresholds, the device comes out of reset as soon as the last supply

25

**MAX5935**