imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Quad Linear Fan-Speed Controller

General Description

The MAX6620 controls the speeds of up to four fans using four independent linear voltage outputs. The drive voltages for the fans are controlled directly over the I²C interface. Each output drives the base of an external bipolar transistor or the gate of a FET in highside drive configuration. Voltage feedback at the fan's power-supply terminal is used to force the correct output voltage.

The MAX6620 offers two methods for fan control. In RPM mode, the MAX6620 monitors four fan tachometer logic outputs for precise (\pm 1%) control of fan RPM and detection of fan failure. In DAC mode, each fan is driven with a voltage resolution of 9 bits and the tachometer outputs of the fans are monitored for failure.

The DAC_START input selects the fan power-supply voltage at startup to ensure appropriate fan drive when power is first applied. A watchdog feature turns the fans fully on to protect the system if there are no valid I²C communications within a preset timeout period.

The MAX6620 operates from a 3.0V to 5.5V power supply with low 250 μ A supply current, and the l²C-compatible interface makes it ideal for fan control in a wide range of cooling applications. The MAX6620 is available in a 28-pin TQFN package and operates over the -40°C to +125°C automotive temperature range.

Applications

Consumer Products Servers Communications Equipment Storage Equipment

Features


- Controls Up to Four Independent Fans With Linear (DC) Drive
- Uses Four External Low-Cost Pass Transistors
- 1% Accuracy Precision RPM Control
- Controlled Voltage Rate-Of-Change for Best Acoustics
- I²C Bus Interface
- ♦ 3.0V to 5.5V Supply Voltage Range
- ♦ 250µA (typ) Operating Supply Current
- ♦ 3µA (typ) Shutdown Supply Current
- Small 5mm x 5mm Footprint

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX6620ATI+	-40°C to +125°C	28 TQFN-EP*
	1	

+Denotes a lead-free package.

*EP = Exposed paddle.



Typical Application Circuit appears at end of data sheet.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

ABSOLUTE MAXIMUM RATINGS

VCC to GND FAN FAIL, SDA, SCL to GND	
ADDR, SPINUP_START, DAC_START, WD	
X1, X2 to GND	-0.3V to (V _{CC} + 0.3V)
All Other Pins to GND	0.3V to +13.5V
Input Current at DACOUT_ Pins (Note 1)	+5mA/-50mA
Input Current at Any Pin (Note 1)	5mA
ESD Protection (all pins, Human Body Mod	el) (Note 2) ±2000V

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
28-Pin TQFN (derate 34.5mW/°C above +70°C)	2758.6mW
Operating Temperature Range40	°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range65	
Soldering Temperature (reflow)	
Lead Temperature (soldering, 10s)	+300°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: Human Body Model, 100pF discharged through a $1.5k\Omega$ resistor.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(T_A = -40°C to +125°C, V_{CC} = 3.0V to 5.5V, unless otherwise noted. Typical values are at T_A = +25°C, V_{CC} = 3.3V.) (Note 3)

PARAMETER	SYMBOL	CON	DITION	MIN	ТҮР	MAX	UNITS	
Operating Supply Voltage	V _{CC}			3.0		5.5	V	
Operating Supply Current	ICC	$V_{CC} = 5.5V$			0.25	0.60	mA	
		I ² C inactive			0.2	0.5	mA	
Quiescent Supply Current		Shutdown mode			3	20	μA	
Van Supply Voltage	Vfanhi			10	12	13.5	V	
V _{FAN} Supply Voltage	VFANLO			4.0	5.0	5.5	v	
	1	V _{GND} + 10V < V _{DACC} V _{FAN} = 12V	DUT_ < 11.5V,	-18				
DACOUT_ Output Current	IDACOUT_	V _{GND} + 3V < V _{DACOU} V _{FAN} = 12V	-16			mA		
DACOUT_ Output Voltage	VDACOUT_	IDACOUT_ = 5mA		0.05		V _{FAN} - 0.1	V	
			Vfan = Vfanhi		256/535			
DAC Feedback Voltage at Half	DACFBHS	At DACFB_, code = $0x100$,	V _{FAN} = V _{FANLO}		256/567		v	
Scale		$I_{DACOUT} = 5mA$	$V_{FAN} = 12V$	5.54	5.74	5.94	v	
		-DA0001_ 011#1	V _{FAN} = 5V	2.05	2.25	2.45		
			VFAN = VFANHI	511/535				
DAC Feedback Voltage at Full	DACFBFS	At DACFB_, code = 0x1FF,	VFAN = VFANLO		511/567		V	
Scale	VDACFB511	$I_{DACOUT} = 5mA$	$V_{FAN} = 12V$	11.25	11.45	11.65		
	VDACFB511	BROOOT_	$V_{FAN} = 5V$	4.3	4.5	4.7		
Drive Voltage Resolution					9		Bit	
DACFB_ Impedance	RDACFB				1		MΩ	
TACH Minimum Input Pulse Width				25			μs	
Internal Reference Frequency Accuracy		(Note 4)		-3		+3	%	
TACH Count Accuracy (Note 4)		Using 32.768kHz crys	stal	-0.1		+0.1	%	
TAGET COUNT ACCURACY (NOTE 4)		Using on-chip oscillat	tor	-2		+2	/0	

Quad Linear Fan-Speed Controller

ELECTRICAL CHARACTERISTICS (continued)

 $(T_A = -40^{\circ}C \text{ to } + 125^{\circ}C, V_{CC} = 3.0V \text{ to } 5.5V, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C, V_{CC} = 3.3V.$) (Note 3)

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	МАХ	UNITS
		Using 32.768kHz crystal, test at 850RPM	-1		+1	0/
Fan Control Accuracy (Note 4)		Using on-chip oscillator	-3		+3	%
XTAL Oscillator Startup Time				2		S
X1 Input Threshold				0.7		V
POR Threshold	V _{CC}			2		V
FOR THESHOL	VFAN			3.5		v
LOGIC (SDA, SCL, FAN_FAIL, WI	D_START, T	ACH_)				
Input High Voltage	VIH		V _{CC} x 0.7			V
Input Low Voltage	VIL				V _{CC} x 0.3	V
Input High Current	Iн				1.0	μA
Input Low Current	١ _{١L}				-1.0	μA
Input Capacitance		All digital inputs		6		pF
Output High Current					100	μA
Output Low Voltage		I _{OL} = 3mA			0.4	V
LOGIC (DAC_START, SPIN_STAI	RT, ADDR)					
Input High Voltage	VIH		V _{CC} - 0.5			V
Input Low Voltage	VIL				0.5	V
Input High Current	Ιн				1.0	μA
Input Low Current	١ _{١L}				-1.0	μA
Input Capacitance		All digital inputs		6		pF
I ² C-COMPATIBLE TIMING (Notes	5, 6)					
Serial Clock Frequency	fscl				400	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		1.3			μs
START Condition Hold Time	thd:sta		0.6			μs
STOP Condition Setup Time	tsu:sto		600			ns
Clock Low Period	tLOW		1.3			μs
Clock High Period	thigh		0.6			μs
START Condition Setup Time	tsu:sta		600			ns
Data Setup Time	tsu:dat		100			ns
Data Out Hold Time	tDH		100			ns
Data In Hold Time	thd:dat	(Note 6)	0		0.9	μs
Maximum Receive SCL/SDA Rise Time	t _R	(Note 8)		300		ns
Minimum Receive SCL/SDA Rise Time	t _R	(Note 7)		20 + 0.1 x C _B		ns

Quad Linear Fan-Speed Controller

ELECTRICAL CHARACTERISTICS (continued)

 $(T_A = -40^{\circ}C \text{ to } + 125^{\circ}C, V_{CC} = 3.0V \text{ to } 5.5V, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C, V_{CC} = 3.3V.$) (Note 3)

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
Maximum Receive SCL/SDA Fall Time	t⊨			300		ns
Minimum Receive SCL/SDA Fall Time	t⊨	(Note 7)		20 + 0.1 x C _B		ns
Transmit SDA Fall Time	t⊨	(Note 7)	20 + 0.1 x C _B		250	ns
Pulse Width of Suppressed Spike	tsp	(Note 8)	0		50	ns
Output Fall Time		$C_L = 400 pF$, $I_{OUT} = 3 mA$			250	ns
SDA Time Low for Reset of Serial Interface	TIMEOUT	(Note 9)	20		50	ms

Note 3: All parts will operate properly over the V_{CC} supply voltage range of 3.0V to 5.5V.

Note 4: Guaranteed by design and characterization.

Note 5: All timing specifications are guaranteed by design.

Note 6: A master device must provide a hold time of at least 300ns for the SDA signal to bridge the undefined region of SCL's falling edge.

Note 7: C_B = total capacitance of one bus line in pF. Tested with C_B = 400pF.

Note 8: Input filters on SDA and SCL suppress noise spikes less than 50ns.

Note 9: Holding the SDA line low for a time greater than tTIMEOUT will cause the devices to reset SDA to the idle state of the serial bus communication (SDA set high).





Figure 1. I²C Serial Interface Timing

Typical Operating Characteristics


(V_{CC} = 3.3V, V_{FAN} = 12V, T_A = +25°C, unless otherwise noted.)



Maxim Integrated

Typical Operating Characteristics (continued)

(V_{CC} = 3.3V, V_{FAN} = 12V, T_A = $+25^{\circ}$ C, unless otherwise noted.)



Maxim Integrated

Quad Linear Fan-Speed Controller

Pin Description

PIN	NAME	FUNCTION
1	SCL	I^2C Serial-Clock Input. Can be pulled up to 5.5V regardless of V _{CC} . Open circuit when V _{CC} = 0V.
2	SDA	Open-Drain, I ² C Serial-Data Input/Output. Can be pulled up to 5.5V regardless of V _{CC} . Open circuit when V _{CC} = 0V.
3	WD_START	Startup Watchdog Set Input. This input is sampled when power is first applied and sets the initial I^2C watchdog behavior. When connected to GND, the watchdog function is disabled. When connected to V _{CC} , the MAX6620 monitors SDA. If 10s elapse without a valid I^2C transaction, the fan drive goes to 100%.
4, 10, 11, 18, 25	GND	Ground
5	ADDR	I^2C Address Set Input. This input is sampled when power is first applied and sets the I^2C slave address. When connected to GND, the slave address will be 0x50. When unconnected, the slave address will be 0x52. When connected to V _{CC} , the slave address will be 0x54.
6	DAC_START	Startup Fan Drive DAC Set Input. This input is sampled when power is first applied and sets the power-up value for the fan drive voltage. When connected to GND, the fan drive voltage will be 0%. When unconnected, the fan drive voltage will be 75%. When connected to V_{CC} , the fan drive voltage will be 100%.
7	SPINUP_START	Startup Spin-Up Set Input. This input is sampled when power is first applied and sets the initial spin-up behavior. When connected to GND, spin-up is disabled. When connected to V_{CC} at power-up, the fan is driven with a full-scale drive voltage until two tachometer pulses have been detected, or 1s has elapsed. When unconnected, the fan is driven with a full-scale drive voltage until two tachometer pulses have been detected, or 0.5s has elapsed. Spin-up behavior may be modified by writing appropriate settings to the MAX6620's registers.
8, 9	X1, X2	Crystal Oscillator Inputs. Connections for a standard 32.768kHz quartz crystal. The internal oscillator circuitry is designed for operation with a crystal having a specified load capacitance (C_L) of 12pF. Connect an external 32.768kHz oscillator across X1 and X2 for operation with the external oscillator. If no crystal or external oscillator is connected, the MAX6620 will use its internal oscillator.
12, 17, 19, 24	DACOUT4- DACOUT1	Fan Drive DAC Outputs. Connect to the gate of a p-channel MOSFET or base of a PNP bipolar transistor.
13, 16, 20, 23	DACFB4– DACFB1	DAC Feedback Inputs. Connect a 0.1µF capacitor between these pins and GND. Connect to the supply pin of the fan and to the drain of a p-channel MOSFET or collector of a PNP bipolar transistor.
14, 15, 21, 22	TACH4-TACH1	Fan Tachometer Logic Inputs. These inputs accept input voltages up to V _{FAN} .
26	FAN	Fan Power-Supply Voltage Input. Connect to the fan power supply (VFAN). Bypass with a $0.1 \mu F$ capacitor to GND.
27	VCC	Power-Supply Input. 3.3V nominal. Bypass V_{CC} to GND with a 0.1µF capacitor.
28	FAN_FAIL	Active-Low, Open-Drain Fan Failure Output. Active only when fault is present; open-circuit when $V_{CC} = 0V$. This pin can be pulled up to 5.5V regardless of V_{CC} .
	EP	Exposed Paddle. Internally connected to GND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

Detailed Description

The MAX6620 controls the speeds of up to four fans using four independent linear voltage outputs. The drive voltages for the fans are controlled directly over the I²C interface. Each of the outputs (DACOUT1– DACOUT4) drive the base of an external PNP or the gate of a p-channel MOSFET. Voltage feedback at the fan's power-supply terminal is used to force the output voltage.

The MAX6620 monitors fan tachometer logic outputs for precise (1%) control of fan RPM and detection of fan failure. When the MAX6620 is used with 2-wire fans, these inputs are not used, and the fans can be driven to the desired voltage without using tachometer feedback.

Three inputs set the fan drive status on application of power. The DAC_START input selects the fan-supply voltage (100%, 75%, or 0%) at startup to ensure appropriate fan drive when power is first applied. The SPIN_START input selects whether spin-up will be applied to the fans at power-up. WD_START selects

whether lack of I²C activity will force the fans to full speed. When the watchdog function is enabled, the fans will be driven to full speed if there is no I²C activity for a period of 2s, 6s, or 10s.

Digital Interface

The MAX6620 features an I²C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX6620 and the master at rates up to 400kHz. The master (typically a microcontroller) initiates data transfer on the bus and generates SCL. SDA and SCL require 4.7k Ω (typ) pullup resistors.

Bit Transfer

One data bit is transferred during each SCL clock cycle. Nine clock cycles are required to transfer the data into or out of the MAX6620. The data on SDA must remain stable during the high period of the SCL clock pulse, as changes in SDA while SCL is high are control signals (see the *START and STOP Conditions* section). Both SDA and SCL idle high.

write	e Byte Form	at												
S	ADDR	ESS	WR	Α		СОМІ	MAN	D	Α	D	ΑΤΑ	Α		Ρ
	7 bi	ts				8 k	oits			8	bits			1
Read	Slave Ad lent to cl a 3-wire	hip-seleo interface	ct line of					e: selec writing	ets which g to	set b threst	y the co	a goes into ommand by nfiguration r	/te (to	set
S	ADDRESS	WR	Α	СОММА	1D	Α	S	Α	DDRESS	RD	Α	DATA	Ā	Р
	7 bits			8 bits					7 bits			8 bits		
	Slave Add lent to chip-			Command which reg reading fro	ister y			du	ve Addres e to chang v direction	ge in d		Data Byte the regist command	er set l	
Send	d Byte Form	at						Recei	ve Byte F	ormat	÷			
S	ADDRESS	WR	A C	OMMAND	Α	Р] [S	ADDRES	SS R	D A	DATA	Ā	Р
	7 bits			8 bits			1		7 bits			8 bits		+
S _ S	START CONDI		ma us	ommand Byte and with no sed for one-sh HADED = SL	data, i not com	usually nmand	/				·	Data Byte: the registe by the las write byte also used	er com st read transi	mande byte c missior
	START CONDI		-	= NOT ACKI		-		UN				response r		

Figure 2. I²C Protocols

Quad Linear Fan-Speed Controller




Figure 3. I²C Write Timing Diagram




Figure 4. I²C Read Timing Diagram

START and STOP Conditions

The master initiates a transmission with a START condition (S), a high-to-low transition on SDA with SCL high. The master terminates a transmission with a STOP condition (P), a low-to-high transition on SDA while SCL is high (Figure 3). The STOP condition frees the bus and places all devices in F/S mode (Figure 1). Use a repeated START condition (Sr) in place of a STOP condition to leave the bus active and in its current timing mode.

Acknowledge Bits

Successful data transfers are acknowledged with an acknowledge bit (A) or a not-acknowledge bit (\overline{A}) . Both the master and the MAX6620 (slave) generate acknowl-

edge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (9th pulse), and keep it low during the high period of the clock pulse (Figure 4). To generate a not acknowledge, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse, and leaves it high during the high period of the clock pulse. Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the master should reattempt communication at a later time.

Slave Address

A master initiates communication with a slave device by issuing a START condition followed by a slave address byte. As shown in Figure 5, the slave address byte consists of 7 address bits and a read/write bit (R/W). When idle, the MAX6620 continuously waits for a START condition followed by its slave address. The first four bits (MSBs) of the slave address have been factory programmed and are always **0101** and the seventh bit is **0**. Connect ADDR to GND or V_{CC}, or leave it unconnected to program D2 and D1 of the slave address according to Table 1.

Table 1. Slave Address Setting withADDR Pin

ADDR CONNECTION	SLAVE A	DDRESS
ADDR CONNECTION	HEX	BINARY
GND	0x50	0101 000
Unconnected	0x52	0101 010
Vcc	0x54	0101 100

After receiving the address, the MAX6620 (slave) issues an acknowledgement by pulling SDA low for one clock cycle.

Data Byte (Read and Write)

Single Read and Burst Read. A single read begins with the bus master issuing a START condition followed by the seven slave ID address bits and a zero (WR, Figure 2), which is followed by an acknowledge bit (A) from the slave corresponding to the slave ID. Next, the master sends out an 8-bit register address, which is also followed by an acknowledge bit from the slave. The bus master issues another START condition and the same seven slave ID address bits followed by a one (RD, Figure 2), with the slave producing an acknowledge bit. The slave then sends out the 8-bit data corresponding to the register address previously written by the master. The bus master sends back a not-acknowledge bit (Ā). This completes the single read process and a STOP condition is issued by the bus master.

In a burst read, the process is the same as a single read except that the bus master issues an acknowledge bit after each byte transmitted by the slave. After each acknowledge bit, the register address increments by one, and the data from the next register is transmitted by the slave. The process continues, with data reads followed by acknowledges. After the register with the highest address is read, the register pointer rolls over to point to the first register. To terminate a burst read, the bus master issues a STOP condition.

Single Write and Burst Write. A single write begins with the bus master issuing a START condition followed by the seven slave ID address bits and a zero (WR, Figure 2), which is followed by an acknowledge bit (A) from the slave corresponding to the slave ID. Next, the master sends out an 8-bit register address, which is also followed by an acknowledge bit from the slave. After the acknowledge bit, 8-bit data is written to the register, and the slave issues a third acknowledgement. A STOP condition is issued by the bus master to complete the single write process.

In a burst write, the process is similar to a single write except that the master does not issue a STOP condition immediately after the first byte has been written. After the first write is completed, the slave issues an acknowledge bit, the register address increments by one, and the data to be written to the next register is transmitted by the master. The process continues, with data writes followed by acknowledges. After the register with the highest available address is written, the register pointer rolls over to point to the first register. To terminate a burst write, the bus master issues a STOP condition.

Fan Drive

The MAX6620 uses external pass transistors to power the fans. DACOUT1-DACOUT4 adjust the powersupply voltage for each fan by driving the base of a PNP bipolar transistor, or the gate of a p-MOSFET. The resulting fan-supply voltage is fed back to DACFB_. This closes the voltage feedback loop. The system power supply for the output devices is VFAN. VFAN is





Figure 5. MAX6620 Slave Address Byte



Quad Linear Fan-Speed Controller MAX6620

Maxim Integrated

nominally 12V or 5V. The drive to the fans is proportional to V_{FAN}. See the *Fan_ Target Drive Voltage Registers* and the *Applications Information* sections for more details.

Fan-Speed Control

DAC (Voltage) Mode. In DAC mode, the MAX6620 simply sets the voltage that powers the fan. The fan's speed is related, but not precisely proportional to, the drive voltage. The drive voltage is set by the Fan_Target Drive Voltage registers and may be read from the Fan_Drive Voltage registers. Because the output voltage can ramp to new values at a controlled rate, the values in the two registers may be different. See the *Register Descriptions* and *Applications Information* sections for details.

RPM Mode. In RPM mode, the MAX6620 monitors tachometer output pulses from the fan and adjusts the fan drive voltage to force the fan's speed to the desired value. Fan speed is measured by counting the number of internal 8192Hz clock cycles that take place during a selectable number of tachometer periods. The number of clock cycles counted (11-bit value) is stored in the Fan_TACH Count registers, and the desired number of cycles is stored in the Fan_Target TACH Count registers. See the *Register Descriptions* and *Applications Information* sections for details.

Rate-of-Change Control. Sudden changes in fan speed can be easily heard by users. The MAX6620 helps reduce the audibility of fan-speed changes by controlling the rate at which the drive to the fan is incremented. Four bits in the Fan_ Dynamics registers set the rate at which the fan drive voltage is incremented. This allows the time required for a change in fan speed to be varied from 0 (in DAC mode only) to several minutes. See the *Register Descriptions* and *Applications Information* sections for details.

Monitoring Tachometer Signals. The TACH_ inputs accept tachometer or "locked-rotor" output signals from 3- or 4-wire fans. When measuring fan speed, the MAX6620 counts the number of internal 8192Hz clock cycles that occur during 1, 2, 4, 8, 16, or 32 tachometer periods. The number of tachometer periods is selectable for each fan by using the appropriate Fan_ Dynamics register. Tachometer pulses <25µs in duration are ignored to minimize the effect of noise on the tachometer lines.

The TACH count for a given RPM can be obtained from the following equation:

TACH count =
$$\frac{60}{NP \times RPM} \times SR \times 8192 = \frac{491520 \times SR}{NP \times RPM}$$

where:

NP = number of tachometer pulses per revolution. Most general-purpose brushless DC fans produce two tachometer pulses per revolution.

SR = 1, 2, 4, 8, 16, or 32. See the Fan_ Speed Range information in the *Fan_ Dynamics Registers (06h, 07h, 08h, 09h)*—*POR = 0100 1100* section.

The tachometer count consists of 11 bits in the Fan_ TACH Count registers and is available in RPM and DAC modes. In RPM mode, the desired fan count is written to the Fan_ Target TACH Count registers.

Fan Failure Detection

When enabled, the MAX6620 monitors the TACH_ inputs to determine when a fan has failed. For fans with tachometer outputs, failure is detected in various ways depending on the fan control mode. In every case, four consecutive fault detections are required to decide whether the fan has failed. In DAC mode, the Fan_ Target TACH Count registers hold the upper limit for tachometer count values; a fault condition is identified when a TACH count exceeds the value written to the Fan_ Target TACH Count registers for more than 1s. In RPM mode, a fault condition is identified when any of the following three conditions occur for more than 1s: 1) the TACH count exceeds the value of the Fan_ Target TACH Count registers while the fan drive voltage is at full-scale, 2) the TACH count exceeds two times the Fan Target TACH Count value, or 3) the TACH count reaches its full count of 7FFh.

Some fans have locked rotor outputs that produce a logic-level output to indicate that the fan has stopped spinning. These signals can be monitored by setting D2:D1 in the Fan_ Configuration registers. D2 selects locked rotor or tachometer monitoring and D1 selects the polarity of the locked rotor signal. A fan fault has occurred when a locked rotor signal has been present for 1s.

Fan failure is indicated in the Fan Fault register and also with the open-drain FAN_FAIL output. The FAN_FAIL output may be masked using the mask bits in the Fan Fault register. When a fan failure is detected, drive to the affected fan is removed. Drive may be restored by writing a new DAC or fan count target to the fan's control registers. The global configuration regis-

Quad Linear Fan-Speed Controller

ter's bit D4 can be used to cause a fan failure to force the remaining fan speeds to 100%.

Watchdog

The MAX6620 includes an optional I²C watchdog function that monitors the I²C bus for transactions. When the watchdog function is enabled, all fans will be forced to full speed if no I²C transactions occur within a selected period (2s, 6s, or 10s).

Spin-Up When a fan is not spinning, and a voltage less than the nominal fan-supply voltage is applied to its powersupply terminals, it may fail to start spinning. To overcome this, the full nominal supply voltage may be applied to the fan terminals for a short time before a lower voltage is applied. This "spin-up" period allows the fan to overcome inertia and begin operating. Spinup is controlled using the Fan_ Configuration registers. Spin-up can be disabled, or it can cause the fan to be driven with the full supply voltage until it produces two tachometer pulses, up to a maximum of 0.5s, 1s, or 2s when the fan is started.

POR Options

Three inputs allow set up of the MAX6620's behavior at power-up. These inputs are sampled when power is first applied to the MAX6620:

- **WD_START.** Connect WD_START to V_{CC} to enable, or to ground to disable, the watchdog function. When enabled using WD_START, the timeout period is 10s. After power is applied, the watchdog function may be enabled or disabled through the global configuration register.
- **SPINUP_START.** At power-up, spin-up operation is controlled by the SPINUP_START pin, which can be connected to ground (spin-up disabled), V_{CC} (spin-up for a maximum of 1s), or unconnected (spin-up for a maximum of 0.5s).
- DAC_START. This input controls the fan drive voltage (for all four fans) at power-up. When connected to ground, the initial fan drive voltage will be 0V. When connected to V_{CC}, the initial fan drive voltage will be full scale. When unconnected, the initial fan drive voltage will be 75% of V_{FAN}.

R/W	REGISTER NO./ADDRESS	POR STATE	FUNCTION	D7	D6	D5	D4	D3	D2	D1	D0
R/W	00h	0000 0XXX	Global Configuration	Run: 0 = run 1 = standby	$\overline{Run:}$ POR:Timeout100% onOSC:00 $D = run$ $0 = normal$ (35ms):failure: $0 = internal$				00 = Nov 01 10	tchdog: watchdog = 2s = 6s = 10s	l ² C Watchdog Status (read only): 1 = elapsed
R/W	01h	0000 1111	Fan Fault	Fan 4 Fault	Fan 3 Fault	Fan 2 Fault	Fan 1 Fault	Fan 4 Mask	Fan 3 Mask	Fan 2 Mask	Fan 1 Mask
R/W	02h	0XX0 0000	Fan 1 Configuration	Mode: 0 = DAC 1 = RPM	00 = No 01 = two T/ or (10 = two T/ or 11 = two T/	ACH counts D.5s ACH counts 1s		TACH input enable	TACH/ Locked Rotor: 0 = TACH 1 = locked rotor	Locked Rotor Polarity: 0 = low 1 = high	
R/W	03h	0XX0 0000	Fan 2 Configuration		Same as Fan 1 Configuration						
R/W	04h	0XX0 0000	Fan 3 Configuration		Same as Fan 1 Configuration						
R/W	05h	0XX0 0000	Fan 4 Configuration		Same as Fan 1 Configuration						
R/W	06h	0100 1100	Fan 1 Dynamics	Speed F	Speed Range (TACH periods): DAC Rate-of-Change: 000 = 1 000 = 0s per LSB (DAC mode) 001 = 2 0.0625s per LSB (PM mode) 010 = 4 001 = 0.015625s per LSB 011 = 8 010 = 0.03125s per LSB 100 = 16 100 = 0.125s per LSB 101 = 32 101 = 0.25s per LSB 110 = 32 101 = 0.25s per LSB 111 = 32 111 = 1s per LSB						
R/W	07h	0100 1100	Fan 2 Dynamics				Same as Far	1 Dynamics		•	
R/W	08h	0100 1100	Fan 3 Dynamics				Same as Far	1 Dynamics			
R/W	09h	0100 1100	Fan 4 Dynamics	Same as Fan 1 Dynamics							

Registers

R/W	REGISTER NO./ADDRESS	POR STATE	FUNCTION	D7	D6	D5	D4	D3	D2	D1	D0	
R	10h	1111 1111	Fan 1 TACH	D10	D9	D8	D7	D6	D5	D4	D3	
п	11h	1110 0000	Count	D2	D1	D0	—	_	_	—	_	
R	12h	1111 1111	Fan 2 TACH				Samo as Ean	1 TACH Cour	ot			
п	13h	1110 0000	Count				Same as Fam	TACITCOU	IL			
R	14h	1111 1111	Fan 3 TACH				Samo as Fan	1 TACH Cour	at			
	15h	1110 0000	Count					TACITCOU	IL .			
R	16h	1111 1111	Fan 4 TACH				Samo as Ean	1 TACH Cour	ot			
	17h	1110 0000	Count		_	_		TACITCOU		_	_	
R	18h	0000 0000	Fan 1 Drive	D8	D7	D6	D5	D4	D3	D2	D1	
IN .	19h	0000 0000	Voltage	DO	—	—	—	—	—	—	Full	
R	1Ah	0000 0000	Fan 2 Drive				Samo as Ean	1 Drive Voltag				
11	1Bh	0000 0000	Voltage		Same as Fan 1 Drive Voltage							
R	1Ch	0000 0000	Fan 3 Drive				Samo as Ean	1 Drivo Voltao	0			
11	1Dh	0000 0000	Voltage	Same as Fan 1 Drive Voltage								
R	1Eh	0000 0000	Fan 4 Drive		Same as Fan 1 Drive Voltage							
	1Fh	0000 0000	Voltage				Jame as i an	T Drive Vollay	C			
R/W	20h	0011 1100	Fan 1 Target	D10	D9	D8	D7	D6	D5	D4	D3	
1 4 4 4	21h	0000 0000	TACH Count	D2	D1	D0	—	—	—	—	—	
R/W	22h	0011 1100	Fan 2 Target			Sar	no as Ean 1 T	arget TACH C	`ount			
1,4 4 4	23h	0000 0000	TACH Count			Oai		arget TAOLLC	Journe			
R/W	24h	0011 1100	Fan 3 Target			San	no as Fan 1 T	arget TACH C	`ount			
1 4 4 4	25h	0000 0000	TACH Count			Jai		arget TAOLLC	Journe			
R/W	26h	0011 1100	Fan 4 Target			San	no as Fan 1 T	arget TACH C	`ount			
1 1 1 1	27h	0000 0000	TACH Count			Jai		arget TAOLLC	Journe			
R/W	28h	XXXX XXXX	Fan 1 Target	D8	D7	D6	D5	D4	D3	D2	D1	
1977	29h	X000 0000	Drive Voltage	DO	-	-	—	—	_	_	_	
R/W	2Ah	XXXX XXXX	Fan 2 Target			San	ne as Fan 1 Tr	arget Drive Vo	Itage			
1 Y V V	2Bh	X000 0000	Drive Voltage			Jan			lago			
R/W	2Ch	XXXX XXXX	Fan 3 Target			San	ne as Fan 1 Te	arget Drive Vo	ltage			
1977	2Dh	X000 0000	Drive Voltage			Jan			lage			
R/W	2Eh	XXXX XXXX	Fan 4 Target			Son	no as Ean 1 Tr	arget Drive Vo				
1 1/ 1 1	2Fh	X000 0000	Drive Voltage			Jan	16 do 1 di 1 1 d		naye			

Register Descriptions

Global Configuration Register (00h)—POR = 0000 0XXX

BIT	R/W	FUNCTION
7	R/W	Run: 0 = run 1 = standby
6	R/W	POR: 0 = normal operation 1 = reset all registers to POR values This bit automatically resets itself and will always return a 0 when read.
5	R/W	I ² C Bus Timeout: 0 = enabled 1 = disabled The I ² C interface will reset if SDA is low for more than 35ms.
4	R/W	Fans to 100% on failure: 0 = if a fan failure is detected, all other fan channels immediately go to full-scale drive voltage to ensure adequate cooling 1 = disabled
3	R/W	Oscillator Selection: Selects on-chip oscillator or 32.768kHz crystal/ceramic resonator. Use crystal if 1% RPM accuracy is required. 0 = internal oscillator (default at power-on) 1 = external 32.768kHz crystal When switching from the internal oscillator to an external crystal, the MAX6620 operates from the internal oscillator has started up. If the crystal is damaged or the oscillator fails to start, the MAX6620 will continue to operate from the internal oscillator.

Quad Linear Fan-Speed Controller

BIT	R/W		F	UNCTION		
2		 I²C Watchdog: When active, the watchdog monitors SDA and SCL for valid I²C transactions. If there are no valid transactions between the master and the MAX6620 within the watchdog period, all fan output voltages will go to full-scale drive voltage. If the watchdog times out and valid I²C transactions begin to occur again, operation will resume with the previous DAC value. The master can then program the output voltages, target TACH counts, or other functions in the normal manner. 				
	R/W	periodically,	tchdog function is active, ensure th for example reading a status registr te is set by the state of the WD_STA I ² C WATCHDOG PERIOD (s)	er.	ates to the MAX6620	
1		00	Inactive (no watchdog)	WD START = GND	-	
		01	2			
		10	6		1	
		11	10	WD_START = V _{CC}		
				·		
0	R	 I²C Watchdog Status: 0 = I²C transactions occurred within watchdog period 1 = time between I²C transaction exceeds watchdog period This bit is cleared by I²C read from this register. 				

Global Configuration Register (00h)—POR = 0000 0XXX (continued)

Fan Fault Register (01h)—POR = 0000 1111

BIT	R/W	FUNCTION						
		 Fan 4 Fault Status: Indicates which fans have had faults detected. When a fan fault is detected, the drive to the fan and the corresponding fault bit is set. The fault bits latch until they are cleared by reading, thus short-term faults to be identified. After a fault status bit is cleared by reading, the correspondir voltage will remain zero until a Fan_ Target Drive Voltage register or Fan_ Target TACH Register. Written. Writing a new target drive voltage or target TACH count will cause drive to be applied to again, at which time a new failure-detection cycle will begin. 						
		MODE	FAN_ DRIVE VOLTAGE REGISTER	CONDITION	TIME (s)			
7	R	DAC Any		TACH count exceeds value of Fan_ Target TACH count	>1			
				Locked rotor asserts				
		RPM	1FFh (full)	TACH count exceeds value of Fan_ Target TACH Count				
			<1FFh	TACH count exceeds two times of Fan_ Target TACH Count value	>1			
				TACH count reaches it full count of 7FFh				
				secutive faults are detected.				
6	R	Fan 3 Fault Sta						
5	R	Fan 2 Fault Sta						
4	R	Fan 1 Fault Sta						
3	R/W	Fan 4 Fault Ma Masks faults o fault status bits 0 = not mas 1 = masked	n selected fans from asser	ting the FAN_FAIL output. Faults will still be indica	ted by the			
2	R/W	Fan 3 Fault Ma	sk					
1	R/W	Fan 2 Fault Ma	sk					
0	R/W	Fan 1 Fault Ma	sk					

Quad Linear Fan-Speed Controller

BIT R/W FUNCTION 7 R/W RPM/DAC: 0 = DAC mode. The fan drive voltage is set by the value in the Fan_Target Drive Voltage 1 = RPM mode. The fan drive voltage is adjusted to produce the TACH count value in th TACH Count register. 7 R/W When changing from DAC to RPM mode, if the current RPM value is different from the value the Fan_Target TACH Count register, the drive voltage will start from the current value and decrement toward the desired value at the selected DAC rate-of-change. 6 Spin-Up: When the fan drive voltage increases from OV to a value less than the full-scale drive volta necessary to drive the fan with the full-scale drive voltage for a brief period to ensure that the spinning before reducing the drive to the selected value. 6 R/W When spin-up is selected, the fan is driven at the full-scale drive voltage until two tachome have been detected or locked rotor has been cleared. A maximum spin-up time is also sel ensure that the spin-up time is not excessive. After two tachometer pulses have been dete rotor has been cleared or the spin-up has timed out, the drive voltage goes to the value in Drive Voltage register. 7 The POR state is set by the state of the SPINUP_START pin at power-up. 9 D6:D5 FUNCTION 00 No spin-up SPIN_START pin = ground of Spin-up until two tachometer pulses or	e Fan_ Target e selected in increment/ ge, it may be he fan is ter pulses ectable to cted, or locked					
7 R/W 0 = DAC mode. The fan drive voltage is set by the value in the Fan_ Target Drive Voltage 1 = RPM mode. The fan drive voltage is adjusted to produce the TACH count value in the TACH Count register. 7 R/W When changing from DAC to RPM mode, if the current RPM value is different from the value the Fan_ Target TACH Count register, the drive voltage will start from the current value and decrement toward the desired value at the selected DAC rate-of-change. 6 Spin-Up: When the fan drive voltage increases from 0V to a value less than the full-scale drive voltan necessary to drive the fan with the full-scale drive voltage for a brief period to ensure that the spinning before reducing the drive to the selected value. 6 R/W 8 When spin-up is selected, the fan is driven at the full-scale drive voltage until two tachomet have been detected or locked rotor has been cleared. A maximum spin-up time is also selensure that the spin-up time is not excessive. After two tachometer pulses have been detected or has been cleared or the spin-up has timed out, the drive voltage goes to the value in Drive Voltage register. 7 The POR state is set by the state of the SPINUP_START pin at power-up. 9 D6:D5 FUNCTION POR CONDITION 00 No spin-up SPIN_START pin = ground	e Fan_ Target e selected in increment/ ge, it may be he fan is ter pulses ectable to cted, or locked					
6 R/W When the fan drive voltage increases from 0V to a value less than the full-scale drive voltage increases y to drive the fan with the full-scale drive voltage for a brief period to ensure that the spinning before reducing the drive to the selected value. 6 R/W When spin-up is selected, the fan is driven at the full-scale drive voltage until two tachome have been detected or locked rotor has been cleared. A maximum spin-up time is also sele ensure that the spin-up time is not excessive. After two tachometer pulses have been detected or has been cleared or the spin-up has timed out, the drive voltage goes to the value in Drive Voltage register. The POR state is set by the state of the SPINUP_START pin at power-up. 00 No spin-up Spin-up until two tachometer pulses or	ter pulses ectable to cted, or locked					
D6:D5 FUNCTION POR CONDITION 00 No spin-up SPIN_START pin = ground						
OO No spin-up SPIN_START pin = ground Spin-up until two tachometer pulses or Spin-up until two tachometer pulses or						
5 R/W 01 Clearing of locked rotor, or 0.5s (max) SPIN_START pin = open						
10 Spin-up until two tachometer pulses or clearing of locked rotor, or 1s (max) SPIN_START pin = V _{CC}						
11 Spin-up until two tachometer pulses or clearing of locked rotor, or 2s (max) —						
4 Reserved						
3 R/W TACH Input Enable: Enables TACH input function and fan fault detection (automatically enabled in RPM mode) 0 = disabled. When disabled and TACH input is not used, bit 1 and bit 2 are ignored. 1 = enabled	TACH Input Enable: Enables TACH input function and fan fault detection (automatically enabled in RPM mode). 0 = disabled. When disabled and TACH input is not used, bit 1 and bit 2 are ignored.					
2 R/W TACH/Locked Rotor: Selects TACH input function as TACH count or locked rotor. In locked rotor mode, the TAC and assertion of the TACH input indicates that the fan has stopped. 0 = TACH count 1 = locked rotor	TACH/Locked Rotor:Selects TACH input function as TACH count or locked rotor. In locked rotor mode, the TACH count stopsand assertion of the TACH input indicates that the fan has stopped.0 = TACH count					
1 R/W Locked Rotor Polarity: 0 = low locked rotor. TACH input low in locked rotor mode indicates fan is stopped. 1 = high locked rotor. TACH input high in locked rotor mode indicates fan is stopped.						
0 — Reserved						

BIT	R/W	V FUNCTION								
	n/ W	Fan Spe	ed Range:		FUN					
7	R/W	The MAX6620 determines fan speed by counting the number of internal 8192Hz clock cycles (using an 11-bit counter) during one or more fan tachometer periods. Three bits set the nominal RPM range for the fan, as shown in the table below. As an example, a setting of 010 causes the MAX6620 to count the number of 8192Hz clock cycles that occur during four complete tachometer periods. If the fan has a nominal speed of 2000RPM and two tachometer pulses per revolution, one tachometer period will be nominally 15ms, and four tachometer periods will be 60ms. With an 8192Hz clock, the TACH count will therefore be equal to 491. With a fan speed of 1/3 the nominal value, the count will be 1474. If the fan's nominal speed is 1000RPM, the full-speed TACH count will be 983. At 1/3 the nominal speed, there will be 2948 clock cycles in four tachometer periods. This is greater than the maximum 11-bit count of 2047, so four tachometer periods is too many for this fan; a setting of 001 (two clock cycles) is recommended instead.								
6	R/W	and D7:D is to obta at the mir maximum	below shows the to 5 settings. The sha in the highest tach imum speed of in tachometer count ter Counts/(Counti NUMBER OF	aded combin iometer cour terest. For ex t will be three	nations will p nt without ex xample, if the e times the v	provide the b ceeding the e minimum s value shown	est results. maximum co speed of inte in the table	When setting ount of 2047 rest is 1/3 of	g D7:D5, the g when the far	
		D7:D5	TACH PERIODS COUNTED	500	1000	2000	4000	8000	16000	
		000	1	491 (60ms)	245 (30ms)	122 (15ms)	61 (7.5ms)	30 (3.75ms)	15 (1.875ms)	
			001	2	983 (120ms)	491 (60ms)	245 (30ms)	122 (15ms)	61	30
				(120115)	(00115)			(7.5ms)	(3.75ms)	
		010	4	1966 (240ms)	983 (120ms)	491 (60ms)	245 (30ms)	(7.5ms) 122 (15ms)	(3.75ms) 61 (7.5ms	
5	R/W			1966	983	491	245	122	61	
5	R/W	010	4	1966 (240ms) 2047	983 (120ms) 1966	491 (60ms) 983	245 (30ms) 491	122 (15ms) 245	61 (7.5ms 122	

Quad Linear Fan-Speed Controller

Fan_ Dynamics Registers (06h, 07h, 08h, 09h)—POR = 0100 1100 (continued)

BIT	R/W			FUNCTION					
		Fan_DAC Rate-of-Change: The fan drive voltage (at the DACFB_ inputs) varies from 0 to full scale in 512 increments. The rate-of- change bits determine the time interval between output voltage increments/decrements. In RPM mode, a setting of 0 would result in an unstable feedback loop, so a default value of 0.0625 is in effect when 0 is selected.							
 R/W Regardless of the settings, there are a few cases for which the rate-of-change is always 0: When a target TACH count of 2047 (7FFh) is selected, the fan drive voltage immediately A full-scale target count is assumed to mean that the intent is to shut down the fan, and directly to 0 drive avoids the possibility of loss of control-loop feedback at high TACH or slow- speed decrease toward 0 is desired, a target TACH count at the slowest practical fan should be chosen. Once that count has been reached, selecting a count of 2047 (7Ft take the drive immediately to 0V. 						ne			
3	R/W	 When a target fan drive voltage of 0V is selected, the drive voltage immediately goes to 0V. Again, it is assumed that the intent is to shut down the fan. If a slow-speed decrease toward 0 is desired, a target fan drive voltage of the slowest practical value for the fan in question should be chosen. Once that drive voltage has been reached, selecting a target value of 0 will then take the drive immediately to 0V. When the current drive level is 0 in DAC mode, selecting a new target fan drive voltage will immediately take the voltage to that value. The fan will spin-up first if spin-up is enabled. When the current drive level is 0 in RPM mode, selecting a new target TACH count that is less than 2047 (7FFh) will immediately take the drive voltage will increment as needed to achieve the desired TACH count. The fan will spin-up first if spin-up first if spin-up first if ACH count. The fan will spin-up first if spin-up first if spin-up first if ACH count. The fan will spin-up first if spin-up first if spin-up the drive voltage register. From this value, the drive voltage will increment as needed to achieve the desired TACH count. The fan will spin-up first if spin-up first if spin-up first if spin-up first if ACH count. The fan will spin-up first if spin-up first if spin-up take the drive voltage will increment as needed to achieve the desired TACH count. The fan will spin-up first if spin-up first first spin-up first firs							
		D4:D2	TIME BETWEEN OUTPUT VOLTAGE INCREMENTS (s)		TIME FROM 33% TO 100%				
		04.02	DAC MODE		(s)				
		000	0	0.0625	0				
		001	0.015625		10				
		010	0.0	03125	20				
2	R/W	011	0.0625	(default)	40				
		100	0.125		80				
		101	0.25		160				
		110		0.5	320				
		111		1.0	640				
1	<u> </u>	Reserved				_			
0		Reserved							
U		neserveu							

Fan_ TACH Count Registers (10h, 12h, 14h, 16h)—POR = 1111 1111

BIT	R/W	FUNCTION
7		
6		
5		Fan_ TACH Count D10:D3:
4	R	Indicates the number of 8192Hz clock pulses counted during the counting period. The Fan_ TACH Count
3	n	consists of 11 bits contained in two bytes.
2		To minimize noise from spurious tachometer transitions, pulses less than 25µs are ignored.
1		
0		

Fan_ TACH Count Registers (11h, 13h, 15h, 17h)—POR = 1110 0000

BIT	R/W	FUNCTION
7		
6	R	Fan_ TACH Count D7:D5
5		

Fan_ Drive Voltage Registers (18h, 1Ah, 1Ch, 1Eh)—POR = 0000 0000

BIT	R/W	FUNCTION
7		
6		
5		Fan_ Drive Voltage D8:D1:
4		This is a 9-bit value that ranges from 0 to 511.
3	R	This register shows the actual fan drive voltage. When the value in this register is 480V, the nominal fan drive
2		voltage of V _{FAN} is supplied to the fan, as shown in the table in the <i>Fan_ Target Drive Voltage Registers</i> section.
1		
0		

Fan_ Drive Voltage Registers (19h, 1Bh, 1Dh, 1Fh)—POR = 0000 0000

BIT	R/W	FUNCTION
7	R	Fan_ Drive Voltage D0
0	R	Full-Scale Status: 0 = DAC is driving with value of D8:D0 that is not at full scale 1 = DAC is driving with full scale voltage

Quad Linear Fan-Speed Controller

Fan_ Target TACH Count Registers (20h, 22h, 24h, 26h)—POR = 0011 1100

The Fan_ Target TACH Count consists of 11 bits contained in two bytes. The two bytes must be written in order in one or two I^2C transactions, with no other I^2C

writes in between. These target registers are updated internally at the same time when a second byte (LSB) is written.

BIT	R/W	FUNCTION
7		Fan_Target TACH Count D10:D3: In RPM mode, write the desired tachometer count to this register. The MAX6620 will then adjust the fan drive
6		voltage to achieve this tachometer count.
5		In DAC mode, this register has no effect.
4	- R/W	When changing from DAC mode to RPM mode, best results are obtained by loading this register with the desired TACH count before changing to RPM mode. The target TACH count for a given RPM will be obtained
3	n/ vv	by the following equation:
2		TargetTACH = $\frac{60}{NP \times BPM} \times SR \times 8192$
1		where: NP = number of TACH pulses per revolution
0		SR = 1, 2, 4, 8, 16, or 32 (see the fan_ speed range information in the <i>Fan_ Dynamics Registers (06h, 07h, 08h, 09h)—POR = 0100 1100</i> section)

Fan_ Target TACH Count Registers (21h, 23h, 25h, 27h)—POR = 0000 0000

BIT	R/W	FUNCTION
7		
6	R	Fan_ Target TACH Count D2:D0
5		

Fan_ Target Drive Voltage Registers (28h, 2Ah, 2Ch, 2Eh)—POR = XXXX XXXX

The Fan_ Target Drive Voltage consists of 9 bits contained in two bytes. The two bytes must be written in order in one or two I^2C transactions with no other I^2C

writes in between. These target registers are updated internally at the same time when a second byte (LSB) is written.

BIT	R/W			FUNCTIO	FUNCTION						
7	_	Fan_Target Drive Voltage D8:D1: This is a 9-bit value that ranges from 0 to 511 and is contained in two bytes. In DAC mode, write the desired fan drive voltage to these two registers. The MAX6620 will then ramp the fan drive voltage to this value at a rate determined by the DAC rate-of-change bits.									
6		spin-up or after cha (7FFh). For examp	anging the Fan_ Ta le, if the fan is curre	rget TACH Count fr ently stopped with s	om 2047 (7F spin-up disal	applied to the fan immediately after Fh) to a value lower than 2047 bled, and a new Fan_ Target TACH					
5		programmed to imi Count is selected	mediately go to 609 from 2047 (7FFh), a	% of the full-scale of the full-scale of the l	drive voltage RPM control	cted, the fan voltage can be when the new Fan_ Target TACH loop starting from that voltage. age at DACFB_) as follows:					
			:D0	FAN_ DRIVE							
4		DECIMAL	HEX	5V RANGE	12V RAN	IGE					
	R/W	0	000h	0.000	0.000						
3		200	0C8h	1.764	4.486						
5		300	12Ch	2.646	6.729						
		400	190h	3.527	8.972						
2		480	1E0h	4.232	10.766	6					
2		511	1FFh	4.506	11.462	2					
1		The value of the Fa	an_ Target Drive Vc	ltage at POR depe	nds on state	of the DAC_START pin, as shown					
		D8:D0			рт						
		DECIMAL	HEX	– DAC_STA	nı						
0		0	000h	GND							
U		384	180h	Open							
		511	1FFh	VCC							

Fan_	Target Drive	Voltage	Registers	(29h, 2	2Bh, 2Dh,	2Fh)—POR =	= X000 0000
------	---------------------	---------	-----------	---------	-----------	------------	-------------

Bit	R/W	FUNCTION	
7	R	Fan_ Target Drive Voltage D0	

Quad Linear Fan-Speed Controller

Applications Information

External Pass Transistors

Match external pass transistors to the fans being used. Ensure that the pass transistor is capable of handling the maximum fan current. For best results, the pass transistor's maximum current rating should be at least 50% greater than the fan's nominal supply current.

The transistor should also be capable of dissipating the worst-case power, which usually occurs when the fan is being driven to approximately 50% of the nominal supply voltage. The maximum power dissipation will depend on the thermal resistance of the transistor, its case, and the printed-circuit board (PCB) to which it is soldered. For example, if the worst-case transistor power dissipation occurs when the fan current is 100mA, and the voltage across the fan is 6.5V, the maximum power dissipation will be 650mW. A BCP69T1-D in a SOT223-4 package is rated at 1.5W at 25°C (about 1W at 70°C) when soldered to a 0.93in² (6cm²) copper PCB pad, and can easily handle this power dissipation. Larger copper pads, packages with lower thermal resistance, or different transistors can give significantly different results.

The MAX6620 uses an advanced output driver design that eliminates the large external capacitors often connected across the fan's power-supply terminals. For stability with a variety of fans, connect a 0.1μ F capacitor from DACFB_ to ground.

Using a Low-Dropout Voltage Regulator (LDO) as the Pass Device

Voltage regulators can be used instead of discrete transistors to drive the fans (Figure 7). The voltage feedback loop is closed around the regulator to provide the desired output voltage. When using a voltage regulator, note the following:

- Most regulators require relatively large capacitors at their inputs and outputs for stability.
- Most regulators have a lower output voltage limit that is >0V. If removing the drive from the fan is necessary when using a regulator, choose a regulator that has an on/off control input and drive that input from the system microcontroller.

Fan-Speed Control (DAC and RPM Modes)

The MAX6620 has two main modes for controlling fan speeds. In DAC mode, the MAX6620 produces an output voltage that drives the fan. This voltage is proportional to the main fan power-supply voltage (VFAN). Write the 9-bit desired voltage value in the Fan_ Target Drive Voltage register.

In RPM mode, the MAX6620 monitors the tachometer signals from the fans through the TACH_ inputs and adjusts the drive voltage to yield the desire tachometer count. The tachometer count is the number of internal 8192 clock cycles that are counted during the selected number of tachometer pulses.

Controlling 2-Wire Fans (DAC Mode)

In DAC mode, the MAX6620 sets the fan's supply voltage to the value selected in the Fan_ Target Drive Voltage register. Tachometer monitoring is never done when controlling a 2-wire fan, so the TACH input enable bit in the Fan_ Configuration register should be set to 0. Enabling the TACH input when using a 2-wire fan will result in an erroneous fan failure detection.

Initial Settings:

• Begin with the POR settings. The POR value of the fan_ DAC rate-of-change bits (4:2 of the Fan_ Dynamics Register) can yield slower fan speed changes than desired. If this is the case, choose a faster value, such as 001.

Starting the Fan:

• Write the desired drive voltage value to the Fan_ Target Drive Voltage register.

Changing Speeds:

• Write the new desired drive voltage value to the Fan_ Target Drive Voltage register.

Stopping the Fan:

• Write a voltage value of 0 to the Fan_ Target Drive Voltage register.

Controlling 3-Wire Fans (DAC Mode)

In DAC mode, the MAX6620 sets the fan's supply voltage to the value selected in the Fan_ Target Drive Voltage register. 3-wire fans with tachometer outputs allow monitoring of the fan's speed to detect fan failure. To monitor a fan's speed, the TACH input should be enabled.