# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



#### **General Description**

The MAX6715–MAX6729 are ultra-low-voltage microprocessor ( $\mu$ P) supervisory circuits designed to monitor two or three system power-supply voltages. These devices assert a system reset if any monitored supply falls below its factory-trimmed or adjustable threshold and maintain reset for a minimum timeout period after all supplies rise above their thresholds. The integrated dual/triple supervisory circuits significantly improve system reliability and reduce size compared to separate ICs or discrete components.

These devices monitor primary supply voltages (V<sub>CC</sub>1) from 1.8V to 5.0V and secondary supply voltages (V<sub>CC</sub>2) from 0.9V to 3.3V with factory-trimmed reset threshold voltage options (see *Reset Voltage Threshold Suffix Guide*). An externally adjustable RSTIN input option allows customers to monitor a third supply voltage down to 0.62V. These devices are guaranteed to be in the correct reset output logic state when either V<sub>CC</sub>1 or V<sub>CC</sub>2 remains greater than 0.8V.

A variety of push-pull or open-drain reset outputs along with watchdog input, manual reset input, and power-fail input/output features are available (see *Selector Guide*). Select reset timeout periods from 1.1ms to 1120ms (min) (see *Reset Timeout Period Suffix Guide*). The MAX6715–MAX6729 are available in small 5, 6, and 8-pin SOT23 packages and operate over the -40°C to +85°C temperature range.

#### Applications

Multivoltage Systems

Telecom/Networking Equipment

Computers/Servers


Portable/Battery-Operated Equipment

Industrial Equipment

Printer/Fax

Set-Top Boxes

#### **Typical Operating Circuit**



#### 

Features

- V<sub>CC</sub>1 (primary supply) Reset Threshold Voltages from 1.58V to 4.63V
- V<sub>CC</sub>2 (secondary supply) Reset Threshold Voltages from 0.79V to 3.08V
- Externally Adjustable RSTIN Threshold for Auxiliary/Triple-Voltage Monitoring (0.62V internal reference)
- Watchdog Timer Option
   35s (min) Long Startup Period
   1.12s (min) Normal Timeout Period
- Manual Reset Input Option
- Power-Fail Input/Power-Fail Output Option (Push-Pull and Open-Drain Active-Low)
- Guaranteed Reset Valid Down to V<sub>CC</sub>1 or V<sub>CC</sub>2 = 0.8V
- Reset Output Logic Options
- Immune to Short V<sub>CC</sub> Transients
- ♦ Low Supply Current 14µA (typ) at 3.6V
- Small 5, 6, and 8-Pin SOT23 Packages

#### Ordering Information

| PART        | TEMP RANGE     | PIN-PACKAGE |
|-------------|----------------|-------------|
| MAX6715UTDT | -40°C to +85°C | 6 SOT23-6   |
| MAX6716UTDT | -40°C to +85°C | 6 SOT23-6   |
| MAX6717UKDT | -40°C to +85°C | 5 SOT23-5   |
| MAX6718UKDT | -40°C to +85°C | 5 SOT23-5   |
| MAX6719UTDT | -40°C to +85°C | 6 SOT23-6   |
| MAX6720UTDT | -40°C to +85°C | 6 SOT23-6   |

**Note:** The first "\_\_" are placeholders for the threshold voltage levels of the devices. Desired threshold levels are set by the part number suffix found in the Reset Voltage Threshold Suffix Guide. The "\_" after the D is a placeholder for the reset timeout delay time. Desired delay time is set using the timeout period suffix found in the Reset Timeout Period Suffix Guide. For example the MAX6716UTLTD3-T is a dual-voltage supervisor V<sub>TH</sub>1 = 4.625V, V<sub>TH</sub>2 = 3.075V, and 210ms (typ) timeout period.

Devices are available in both leaded and lead-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering.

Maxim Integrated Products 1

Ordering Information continued at end of data sheet. Pin Configurations and Selector Guide appear at end of data sheet.

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### **ABSOLUTE MAXIMUM RATINGS**

Terminal Voltage (with respect to GND)

| V <sub>CC</sub> 1, V <sub>CC</sub> 2    |                                    |
|---|------------------------------------|
| Open-Drain RST, RST1, RST2, PFO, RST    |                                    |
| Push-Pull RST, RST1, PFO, RST           | 0.3V to (V <sub>CC</sub> 1 + 0.3V) |
| Push-Pull RST2                          | 0.3V to (V <sub>CC</sub> 2 + 0.3V) |
| RSTIN, PFI, MR, WDI                     | 0.3V to +6V                        |
| Input Current/Output Current (all pins) | 20mA                               |

| Continuous Power Dissipation ( $T_A = +70^{\circ}C$ ) |                |
|---|----------------|
| 5-Pin SOT23-5 (derate 7.1mW/°C above +7               | '0°C)571mW     |
| 6-Pin SOT23-6 (derate 8.7mW/°C above +7               | ′0°C)696mW     |
| 8-Pin SOT23-8 (derate 8.9mW/°C above +7               | ′0°C)714mW     |
| Operating Temperature Range                           | 40°C to +85°C  |
| Storage Temperature Range                             | 65°C to +150°C |
| Junction Temperature                                  | +150°C         |
| Lead Temperature (soldering, 10s)                     | +300°C         |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC}1 = V_{CC}2 = 0.8V \text{ to } 5.5V, \text{GND} = 0, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}$ . Typical values are at  $T_A = +25^{\circ}\text{C}$ .) (Note 1)

| PARAMETER                         | SYMBOL           | CONDITIONS                                   | MIN   | TYP   | MAX   | UNITS  |  |  |  |
|-----------------------------------|------------------|--|-------|-------|-------|--------|--|--|--|
| Supply Voltage                    | Vcc              |  | 0.8   |       | 5.5   | V      |  |  |  |
|                                   |                  | V <sub>CC</sub> 1 < 5.5V, all I/O pins open  |       | 15    | 39    |        |  |  |  |
| Cuerch Current                    | ICC1             | V <sub>CC</sub> 1 < 3.6V, all I/O pins open  |       | 10    | 28    |        |  |  |  |
| Supply Current                    |                  | V <sub>CC</sub> 2 < 3.6V, all I/O pins open  |       | 4     | 11    | μA     |  |  |  |
|                                   | ICC2             | V <sub>CC</sub> 2 < 2.75V, all I/O pins open |       | 3     | 9     | 1      |  |  |  |
|                                   |                  | L (falling)                                  | 4.500 | 4.625 | 4.750 |        |  |  |  |
|                                   |                  | M (falling)                                  | 4.250 | 4.375 | 4.500 |        |  |  |  |
|                                   |                  | T (falling)                                  | 3.000 | 3.075 | 3.150 |        |  |  |  |
|                                   |                  | S (falling)                                  | 2.850 | 2.925 | 3.000 |        |  |  |  |
| V <sub>CC</sub> 1 Reset Threshold | VTH1             | R (falling)                                  | 2.550 | 2.625 | 2.700 | V      |  |  |  |
|                                   |                  | Z (falling)                                  | 2.250 | 2.313 | 2.375 |        |  |  |  |
|                                   |                  | Y (falling)                                  | 2.125 | 2.188 | 2.250 |        |  |  |  |
|                                   |                  | W (falling)                                  | 1.620 | 1.665 | 1.710 |        |  |  |  |
|                                   |                  | V (falling)                                  | 1.530 | 1.575 | 1.620 |        |  |  |  |
|                                   |                  | T (falling)                                  | 3.000 | 3.075 | 3.150 |        |  |  |  |
|                                   |                  | S (falling)                                  | 2.850 | 2.925 | 3.000 |        |  |  |  |
|                                   |                  | R (falling)                                  | 2.550 | 2.625 | 2.700 |        |  |  |  |
|                                   |                  | Z (falling)                                  | 2.250 | 2.313 | 2.375 |        |  |  |  |
|                                   |                  | Y (falling)                                  | 2.125 | 2.188 | 2.250 |        |  |  |  |
|                                   |                  | W (falling)                                  | 1.620 | 1.665 | 1.710 |        |  |  |  |
| V <sub>CC</sub> 2 Reset Threshold | V <sub>TH2</sub> | V (falling)                                  | 1.530 | 1.575 | 1.620 | V      |  |  |  |
|                                   |                  | l (falling)                                  | 1.350 | 1.388 | 1.425 |        |  |  |  |
|                                   |                  | H (falling)                                  | 1.275 | 1.313 | 1.350 |        |  |  |  |
|                                   |                  | G (falling)                                  | 1.080 | 1.110 | 1.140 | ]      |  |  |  |
|                                   |                  | F (falling)                                  | 1.020 | 1.050 | 1.080 | -      |  |  |  |
|                                   |                  | E (falling)                                  | 0.810 | 0.833 | 0.855 |        |  |  |  |
|                                   |                  | D (falling)                                  | 0.765 | 0.788 | 0.810 | ]      |  |  |  |
| Reset Threshold Tempco            |                  |  |       | 20    |       | ppm/°C |  |  |  |
| Reset Threshold Hysteresis        | VHYST            | Referenced to V <sub>TH</sub> typical        |       | 0.5   |       | %      |  |  |  |



#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC}1 = V_{CC}2 = 0.8V \text{ to } 5.5V, \text{GND} = 0, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_A = +25^{\circ}\text{C}.)$  (Note 1)

| PARAMETER                             | SYMBOL             | CONDITIONS  | MIN                     | ТҮР   | MAX    | UNITS |  |
|---------------------------------------|--------------------|---|-------------------------|-------|--------|-------|--|
| V <sub>CC</sub> to Reset Output Delay | t <sub>RD</sub>    | $V_{CC}1 = (V_{TH}1 + 100mV)$ to $(V_{TH}1 - 100mV)$ or<br>$V_{CC}2 = (V_{TH}2 + 75mV)$ to $(V_{TH}2 - 75mV)$ |                         | 20    |        | μs    |  |
|                                       |                    | D1  | 1.1                     | 1.65  | 2.2    |       |  |
|                                       |                    | D2  | 8.8                     | 13.2  | 17.6   |       |  |
| Reset Timeout Period                  |                    | D3  | 140                     | 210   | 280    |       |  |
| Reset Timeout Period                  | tRP                | D5  | 280                     | 420   | 560    | ms    |  |
|                                       |                    | D6  | 560                     | 840   | 1120   |       |  |
|                                       |                    | D4  | 1120                    | 1680  | 2240   |       |  |
| ADJUSTABLE RESET COMPA                | RATOR INPU         | T (MAX6719/MAX6720/MAX6723–MAX6727)   |                         |       |        |       |  |
| RSTIN Input Threshold                 | V <sub>RSTIN</sub> |   | 611                     | 626.5 | 642    | mV    |  |
| RSTIN Input Current                   | IRSTIN             |   | -25                     |       | +25    | nA    |  |
| RSTIN Hysteresis                      |                    |   |                         | 3     |        | mV    |  |
| RSTIN to Reset Output Delay           | <b>t</b> RSTIND    | V <sub>RSTIN</sub> to (V <sub>RSTIN</sub> - 30mV)   |                         | 22    |        | μs    |  |
| POWER-FAIL INPUT (MAX6728             | 3/MAX6729)         |   |                         |       |        |       |  |
| PFI Input Threshold                   | VPFI               |   | 611                     | 626.5 | 642    | mV    |  |
| PFI Input Current                     | IPFI               |   | -25                     |       | +25    | nA    |  |
| PFI Hysteresis                        | Vpfh               |   |                         | 3     |        | mV    |  |
| PFI to PFO Delay                      | t <sub>DPF</sub>   | (V <sub>PFI</sub> + 30mV) to (V <sub>PFI</sub> - 30mV)  |                         | 2     |        | μs    |  |
| MANUAL RESET INPUT (MAX               | 6715–MAX672        | 2/MAX6725–MAX6729)  |                         |       |        |       |  |
| MR Input Voltage                      | VIL                |   |                         | 0.3   | 3×Vcc1 | V     |  |
| MR Input voltage                      | VIH                |   | 0.7 × V <sub>CC</sub> 1 |       |        | v     |  |
| MR Minimum Pulse Width                |                    |   | 1                       |       |        | μs    |  |
| MR Glitch Rejection                   |                    |   |                         | 100   |        | ns    |  |
| MR to Reset Delay                     | t <sub>MR</sub>    |   |                         | 200   |        | ns    |  |
| MR Pullup Resistance                  |                    |   | 25                      | 50    | 80     | kΩ    |  |
| WATCHDOG INPUT (MAX6721               | –MAX6729)          |   |                         |       |        |       |  |
| Watchdog Timeout Period               | twD                | First watchdog period after reset timeout period  | 35                      | 54    | 72     | S     |  |
| -                                     |                    | Normal mode   | 1.12                    | 1.68  | 2.24   |       |  |
| WDI Pulse Width                       | twdi               | (Note 2)  | 50                      |       |        | ns    |  |
|                                       | VIL                |   |                         | 0.3   | 3×Vcc1 | N     |  |
| WDI Input Voltage                     | VIH                | 0.7 × V <sub>CC</sub> 1   |                         |       |        |       |  |
| WDI Input Current                     | Iwdi               | $WDI = 0 \text{ or } V_{CC}1$   | -1                      |       | +1     | μA    |  |

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC}1 = V_{CC}2 = 0.8V \text{ to } 5.5V, \text{GND} = 0, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_A = +25^{\circ}\text{C}.)$  (Note 1)


| PARAMETER  | PARAMETER SYMBOL CONDITIONS |  | MIN                     | ТҮР | МАХ | UNITS |  |  |
|--|-----------------------------|--|-------------------------|-----|-----|-------|--|--|
| RESET/POWER-FAIL OUTPUT                                      | S                           |  |                         |     |     |       |  |  |
|  |                             | $V_{CC}1$ or $V_{CC}2 \ge 0.8V$ , $I_{SINK} = 1\mu A$ , output asserted      |                         |     | 0.3 |       |  |  |
|  |                             | $V_{CC}1$ or $V_{CC}2 \ge 1.0V$ , $I_{SINK} = 50\mu A$ , output asserted     |                         |     | 0.3 |       |  |  |
| RST/RST1/RST2/PFO<br>Output LOW<br>(Push-Pull or Open-Drain) | V <sub>OL</sub>             | $V_{CC}1$ or $V_{CC}2 \ge 1.2V$ , $I_{SINK} = 100\mu A$ , output asserted    |                         |     | 0.3 | V     |  |  |
|  |                             | $V_{CC}1$ or $V_{CC}2 \ge 2.7V$ , $I_{SINK} = 1.2mA$ , output asserted       |                         |     | 0.3 |       |  |  |
|  |                             | $V_{CC}1$ or $V_{CC}2 \ge 4.5V$ , $I_{SINK} = 3.2mA$ , output asserted       |                         |     | 0.4 |       |  |  |
|  |                             | $V_{CC}1 \ge 1.8V$ , $I_{SOURCE} = 200\mu A$ , output not asserted           | $0.8 \times V_{CC}$ 1   |     |     |       |  |  |
| RST/RST1/PFO<br>Output HIGH<br>(Push-Pull Only)              | V <sub>OH</sub>             | $V_{CC}1 \ge 2.7V$ , $I_{SOURCE} = 500\mu A$ , output not asserted           | 0.8 × V <sub>CC</sub> 1 |     | V   |       |  |  |
|  |                             | $V_{CC}1 \ge 4.5V$ , $I_{SOURCE} = 800\mu$ A, output not asserted            | 0.8 × V <sub>CC</sub> 1 |     |     |       |  |  |
|  |                             | $V_{CC}2 \ge 1.8V$ , $I_{SOURCE} = 200\mu A$ , output not asserted           | $0.8 \times V_{CC}2$    |     |     |       |  |  |
| RST2<br>Output HIGH<br>(Push-Pull Only)                      | V <sub>OH</sub>             | $V_{CC}2 \ge 2.7V$ , $I_{SOURCE} = 500\mu A$ , output not asserted           | 0.8 × V <sub>CC</sub> 2 | 2   |     |       |  |  |
|  |                             | $V_{CC}2 \ge 4.5V$ , $I_{SOURCE} = 800\mu$ A, output not asserted            | 0.8 × V <sub>CC</sub> 2 | 2   |     |       |  |  |
|  |                             | $V_{CC}1 \ge 1.0V$ , $I_{SOURCE} = 1\mu A$ , reset asserted                  | 0.8 × V <sub>CC</sub> 1 |     |     |       |  |  |
| RST  |                             | $V_{CC}1 \ge 1.8V$ , $I_{SOURCE} = 150\mu A$ , reset asserted                | 0.8 × V <sub>CC</sub> 1 |     |     |       |  |  |
| Output HIGH<br>(Push-Pull Only)                              | V <sub>OH</sub>             | $V_{CC}1 \ge 2.7V$ , $I_{SOURCE} = 500\mu A$ , reset asserted                | 0.8 × V <sub>CC</sub> 1 |     | V   |       |  |  |
|  |                             | $V_{CC}1 \ge 4.5V$ , $I_{SOURCE} = 800\mu$ A, reset asserted                 | 0.8 × V <sub>CC</sub> 1 |     |     |       |  |  |
|  |                             | $V_{CC}1$ or $V_{CC}2 \ge 1.8V$ , $I_{SINK} = 500\mu A$ , reset not asserted |                         |     | 0.3 |       |  |  |
| RST<br>Output LOW<br>(Push-Pull or Open Drain)               | V <sub>OL</sub>             | $V_{CC}1$ or $V_{CC}2 \ge 2.7V$ , $I_{SINK} = 1.2mA$ , reset not asserted    | 0.3                     |     | V   |       |  |  |
|  |                             | $V_{CC}1$ or $V_{CC}2 \ge 4.5V$ , $I_{SINK} = 3.2mA$ , reset not asserted    |                         |     | 0.4 |       |  |  |
| RST/RST1/RST2/PFO Output<br>Open-Drain Leakage Current       |                             | Output not asserted  |                         |     | 0.5 | μΑ    |  |  |
| RST Output Open-Drain<br>Leakage Current                     |                             | Output asserted  |                         |     | 0.5 | μA    |  |  |

**Note 1:** Devices tested at +25°C. Overtemperature limits are guaranteed by design and not production tested. **Note 2:** Parameter guaranteed by design.



#### **Typical Operating Characteristics**


 $(V_{CC}1 = 5V, V_{CC}2 = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 



MAX6715-MAX6729

#### **Typical Operating Characteristics (continued)**

(V<sub>CC</sub>1 = 5V, V<sub>CC</sub>2 = 3.3V, T<sub>A</sub> =  $+25^{\circ}C$ , unless otherwise noted.)



#### **Pin Description**

|                     |                     |                     | Р                   | IN                  |                     |         |                     |              |   |
|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------|---------------------|--------------|---|
| MAX6715/<br>MAX6716 | MAX6717/<br>MAX6718 | MAX6719/<br>MAX6720 | MAX6721/<br>MAX6722 | MAX6723/<br>MAX6724 | MAX6725/<br>MAX6726 | MAX6727 | MAX6728/<br>MAX6729 | NAME         | FUNCTION  |
| 1                   | 1                   | 1                   | 1                   | 1                   | 1                   | 1, 4    | 1                   | RST/<br>RST1 | Active-Low Reset Output,<br>Open-Drain or Push-Pull.<br>RST/RST1 changes from<br>high to low when V <sub>CC</sub> 1 or<br>V <sub>CC</sub> 2 drops below the<br>selected reset thresholds,<br>RSTIN is below threshold,<br>MR is pulled low, or the<br>watchdog triggers a<br>reset. RST/RST1 remains<br>low for the reset timeout<br>period after V <sub>CC</sub> 1/<br>V <sub>CC</sub> 2/RSTIN exceed the<br>device reset thresholds,<br>MR goes low to high, or<br>the watchdog triggers a<br>reset. Open-drain outputs<br>require an external pullup<br>resistor. Push-pull<br>outputs are referenced to<br>V <sub>CC</sub> 1. |



### \_Pin Description (continued)

|                     |                     |                     | P                   | IN                  |                     |         |                     |                   |  |
|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------|---------------------|-------------------|--|
| MAX6715/<br>MAX6716 | MAX6717/<br>MAX6718 | MAX6719/<br>MAX6720 | MAX6721/<br>MAX6722 | MAX6723/<br>MAX6724 | MAX6725/<br>MAX6726 | MAX6727 | MAX6728/<br>MAX6729 | NAME              | FUNCTION   |
| 5                   |                     |                     |                     |                     |                     |         |                     | RST2              | Active-Low Reset Output,<br>Open-Drain or Push-Pull.<br>RST2 changes from high<br>to low when V <sub>CC</sub> 1 or<br>V <sub>CC</sub> 2 drops below the<br>selected reset thresholds<br>or MR is pulled low. RST2<br>remains low for the reset<br>timeout period after<br>V <sub>CC</sub> 1/V <sub>CC</sub> 2 exceed the<br>device reset thresholds<br>or MR goes low to high.<br>Open-drain outputs<br>require an external pullup<br>resistor. Push-pull<br>outputs are referenced to<br>V <sub>CC</sub> 2. |
| 2                   | 2                   | 2                   | 2                   | 2                   | 2                   | 2       | 2                   | GND               | Ground   |
| 3                   | 3                   | 3                   | 3                   | _                   | 5                   | 5       | 5                   | MR                | Active-Low Manual Reset<br>Input. Internal $50k\Omega$<br>pullup to V <sub>CC</sub> 1. Pull low<br>to force a reset. Reset<br>remains active as long as<br>MR is low and for the<br>reset timeout period after<br>MR goes high. Leave<br>unconnected or connect<br>to V <sub>CC</sub> 1 if unused.   |
| 4                   | 4                   | 4                   | 4                   | 4                   | 6                   | 6       | 6                   | V <sub>CC</sub> 2 | Secondary Supply<br>Voltage Input. Powers the<br>device when it is above<br>V <sub>CC</sub> 1 and input for<br>secondary reset<br>threshold monitor.   |
| 6                   | 5                   | 6                   | 6                   | 6                   | 8                   | 8       | 8                   | V <sub>CC</sub> 1 | Primary Supply Voltage<br>Input. Powers the device<br>when it is above V <sub>CC</sub> 2<br>and input for primary<br>reset threshold monitor.  |

MAX6715-MAX6729

|                     |                     |                     | Р                   | IN                  |                     |         |                     |       |  |
|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------|---------------------|-------|--|
| MAX6715/<br>MAX6716 | MAX6717/<br>MAX6718 | MAX6719/<br>MAX6720 | MAX6721/<br>MAX6722 | MAX6723/<br>MAX6724 | MAX6725/<br>MAX6726 | MAX6727 | MAX6728/<br>MAX6729 | NAME  | FUNCTION   |
|                     |                     |                     | 5                   | 3                   | 3                   | 3       | 3                   | WDI   | Watchdog Input. If WDI<br>remains high or low for<br>longer than the watchdog<br>timeout period, the<br>internal watchdog timer<br>runs out and the reset<br>output asserts for the<br>reset timeout period. The<br>internal watchdog timer<br>clears whenever a reset<br>is asserted or WDI sees a<br>rising or falling edge. The<br>watchdog has a long<br>timeout period (35s min)<br>after each reset event<br>and a short timeout<br>period (1.12s min) after<br>the first valid WDI<br>transition. |
|                     |                     | 5                   | _                   | 5                   | 7                   | 7       | _                   | RSTIN | Undervoltage Reset<br>Comparator Input. High-<br>impedance input for<br>adjustable reset monitor.<br>The reset output is<br>asserted when RSTIN falls<br>below the 0.626V internal<br>reference voltage. Set the<br>monitored voltage reset<br>threshold with an external<br>resistor-divider network.<br>Connect RSTIN to V <sub>CC</sub> 1 or<br>V <sub>CC</sub> 2 if not used.  |
|                     |                     |                     |                     |                     |                     |         | 7                   | PFI   | Power-Fail Voltage<br>Monitor Input. High-<br>impedance input for<br>internal power-fail monitor<br>comparator. Connect PFI<br>to an external resistor-<br>divider network to set the<br>power-fail threshold<br>voltage (0.626V typical<br>internal reference<br>voltage). Connect to<br>GND, Vcc1, or Vcc2 if<br>not used.   |



Pin Description (continued)

### \_Pin Description (continued)

|                     |                     |                     | P                   | IN                  |                     |         |                     |      | FUNCTION  |  |
|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------|---------------------|------|---|--|
| MAX6715/<br>MAX6716 | MAX6717/<br>MAX6718 | MAX6719/<br>MAX6720 | MAX6721/<br>MAX6722 | MAX6723/<br>MAX6724 | MAX6725/<br>MAX6726 | MAX6727 | MAX6728/<br>MAX6729 | NAME |   |  |
|                     | _                   |                     | _                   | _                   | _                   | _       | 4                   | PFO  | Active-Low Power-Fail<br>Monitor Output, Open-<br>Drain or Push-Pull. PFO is<br>asserted low when PFI is<br>less than 0.626V. PFO<br>deasserts without a reset<br>timeout period. Open-<br>drain outputs require an<br>external pullup resistor.<br>Push-pull outputs are<br>referenced to V <sub>CC</sub> 1.   |  |
|                     |                     |                     |                     |                     | 4                   |         |                     | RST  | Active-High Reset<br>Output, Open-Drain or<br>Push-Pull. RST changes<br>from low to high when<br>$V_{CC}1$ or $V_{CC}2$ drops<br>below selected reset<br>thresholds, RSTIN is<br>below threshold, MR is<br>pulled low, or the<br>watchdog triggers a<br>reset. RST remains HIGH<br>for the reset timeout<br>period after $V_{CC}1/$<br>$V_{CC}2/RSTIN$ exceed the<br>device reset thresholds,<br>MR goes low to high, or<br>the watchdog triggers a<br>reset. Open-drain outputs<br>require an external pullup<br>resistor. Push-pull<br>outputs are referenced to<br>$V_{CC}1$ . |  |

#### **Detailed Description**

#### **Supply Voltages**

The MAX6715–MAX6729 microprocessor ( $\mu$ P) supervisory circuits maintain system integrity by alerting the  $\mu$ P to fault conditions. These ICs are optimized for systems that monitor two or three supply voltages. The output-reset state is guaranteed to remain valid while either V<sub>CC1</sub> or V<sub>CC2</sub> is above 0.8V.

#### **Threshold Levels**

Input voltage threshold level combinations are indicated by a two-letter code in the *Reset Voltage Threshold* 

*Suffix Guide* (Table 1). Contact factory for availability of other voltage threshold combinations.

#### **Reset Outputs**

The MAX6715–MAX6729 provides an active-low reset output (RST) and the MAX6725/MAX6726 provides both an active-high (RST) and an active-low reset output (RST). RST, RST, RST1, and RST2 are asserted when the voltage at either V<sub>CC1</sub> or V<sub>CC2</sub> falls below the voltage threshold level, RSTIN drops below threshold, or MR is pulled low. Once reset is asserted it stays low for the reset timeout period (see Table 2). If V<sub>CC1</sub>, V<sub>CC2</sub>, or RSTIN goes below the reset threshold before the reset timeout period is completed, the internal timer

restarts. The MAX6715/MAX6717/MAX6719/MAX6721/ MAX6723/MAX6725/MAX6727/MAX6728 contain opendrain reset outputs, while the MAX6716/MAX6718/ MAX6720/MAX6722/MAX6724/MAX6726/MAX6729 contain push-pull reset outputs. The MAX6727 provides two separate open-drain RST outputs driven by the same internal logic.

#### **Manual Reset Input**

Many microprocessor-based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic low on MR asserts the reset output. Reset remains asserted while MR is low and for the reset timeout period (tRP) after MR returns high. This input has an internal 50k $\Omega$  pullup resistor to Vcc1 and can be left unconnected if not used. MR can be driven with TTL or CMOS logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from MR to GND to create a manual reset function; external debounce circuitry is not required. If MR is driven from long cables or if the device is used in a noisy environment, connect a 0.1µF capacitor from MR to GND to provide additional noise immunity.

#### Adjustable Input Voltage

The MAX6719/MAX6720 and MAX6723–MAX6727 provide an additional input to monitor a third system voltage. The threshold voltage at RSTIN is typically 626mV. Connect a resistor-divider network to the circuit as shown in Figure 1 to establish an externally controlled threshold voltage, VEXT\_TH.

 $V_{EXT_TH} = 626 mV((R1 + R2)/R2)$ 

Low leakage current at RSTIN allows the use of largevalued resistors resulting in reduced power consumption of the system.

#### Watchdog Input

The watchdog monitors  $\mu$ P activity through the watchdog input (WDI). To use the watchdog function, connect WDI to a bus line or  $\mu$ P I/O line. When WDI remains high or low for longer than the watchdog timeout period, the reset output asserts.

The MAX6721–MAX6729 include a dual-mode watchdog timer to monitor  $\mu$ P activity. The flexible timeout architecture provides a long period initial watchdog mode, allowing complicated systems to complete lengthy boots, and a short period normal watchdog mode, allowing the supervisor to provide quick alerts




Figure 1. Monitoring a Third Voltage

when processor activity fails. After each reset event (V<sub>CC</sub> power-up/brownout, manual reset, or watchdog reset), there is a long initial watchdog period of 35s minimum. The long watchdog period mode provides an extended time for the system to power-up and fully initialize all  $\mu$ P and system components before assuming responsibility for routine watchdog updates.

The normal watchdog timeout period (1.12s min) begins after the first transition on WDI before the conclusion of the long initial watchdog period (Figure 2). During the normal operating mode, the supervisor will issue a reset pulse for the reset timeout period if the  $\mu$ P does not update the WDI with a valid transition (high-to-low or low-to-high) within the standard timeout period (1.12s min).

#### **Power-Fail Comparator**

PFI is the noninverting input to a comparator. If PFI is less than V<sub>PFI</sub> (626.5mV), PFO goes low. Common uses for the power-fail comparator include monitoring preregulated input of the power supply (such as a battery) or




Figure 2. Normal Watchdog Startup Sequence




Figure 3. Using Power-Fail Input to Monitor an Additional Power-Supply a)  $V_{IN}$  is Positive b)  $V_{IN}$  is Negative

providing an early power-fail warning so software can conduct an orderly system shutdown. It can also be used to monitor supplies other than V<sub>CC</sub>1 or V<sub>CC</sub>2 by setting the power-fail threshold with a resistor-divider, as shown in Figure 3. PFI is the input to the power-fail comparator. The typical comparator delay is  $2\mu$ s from PFI to PFO. Connect PFI to ground of V<sub>CC</sub>1 if unused.

#### Ensuring a Valid Reset Output Down to VCC = 0

The MAX6715–MAX6729 are guaranteed to operate properly down to V<sub>CC</sub> = 0.8V. In applications that require valid reset levels down to V<sub>CC</sub> = 0 use a pull-down resistor at RST to ground. The resistor value used is not critical, but it must be large enough not to load the reset output when V<sub>CC</sub> is above the reset threshold. For most applications, 100k $\Omega$  is adequate. This configuration does not work for the open-drain outputs of the MAX6715/MAX6717/MAX6719/MAX6721/MAX6723/MAX6725/MAX6727/MAX6728. For push-pull, active-high RST output connect the external resistor as a pullup from RST to V<sub>CC</sub>1.




Figure 4. Interfacing to µPs with Bidirectional Reset I/O

#### \_Applications Information

#### Interfacing to µPs with Bidirectional Reset Pins

Most microprocessors with bidirectional reset pins can interface directly to open-drain RST output options. Systems simultaneously requiring a push-pull RST output and a bidirectional reset interface can be in logic contention. To prevent contention, connect a 4.7k $\Omega$  resistor between RST and the  $\mu P$ 's reset I/O port as shown in Figure 4.

#### Adding Hysteresis to the Power-Fail Comparator

The power-fail comparator has a typical input hysteresis of 3mV. This is sufficient for most applications where a power-supply line is being monitored through an external voltage-divider (see the *Power-Fail Comparator* section). If additional noise margin is desired, connect a resistor between PFO and PFI as shown in Figure 5. Select the values of R1, R2, and R3 so PFI sees VPFI (626mV) when V<sub>EXT</sub> falls to its power-fail trip point (V<sub>FAIL</sub>) and when VIN rises to its power-good trip point (V<sub>GOOD</sub>). The hysteresis window extends between the specified V<sub>FAIL</sub> and V<sub>GOOD</sub> thresholds. R3 adds the additional hysteresis by sinking current from the R1/R2 divider network when PFO is logic low and sourcing current into the network when PFO is logic high. R3 is typically an order of magnitude greater than R1 or R2.

The current through R2 should be at least 2.5µA to ensure that the 25nA (max) PFI input current does not significantly shift the trip points. Therefore, R2 < VPFI/2.5µA < 248k $\Omega$  for most applications. R3 will provide additional hysteresis for PFO push-pull (VOH = VCC1) or open-drain (VOH = VPULLUP) applications.

MAX6715-MAX6729






Figure 5. Adding Hysteresis to Power-Fail for Push-Pull PFO

#### Monitoring an Additional Power Supply

These  $\mu$ P supervisors can monitor either positive or negative supplies using a resistor voltage-divider to PFI. PFO can be used to generate an interrupt to the  $\mu$ P or cause reset to assert (Figure 3).

#### Monitoring a Negative Voltage

The power-fail comparator can be used to monitor a negative supply voltage using the circuit shown in Figure 3. When the negative supply is valid,  $\overrightarrow{PFO}$  is low. When the negative supply voltage drops,  $\overrightarrow{PFO}$  goes high. The circuit's accuracy is affected by the PFI threshold tolerance, V<sub>CC</sub>, R1, and R2.

#### **Negative-Going VCC Transients**

The MAX6715-MAX6729 supervisors are relatively immune to short-duration negative-going V<sub>CC</sub> transients (glitches). It is usually undesirable to reset the µP when VCC experiences only small glitches. The Typical **Operating Characteristics show Maximum Transient** Duration vs. Reset Threshold Overdrive, for which reset pulses are not generated. The graph was produced using negative-going V<sub>CC</sub> pulses, starting above V<sub>TH</sub> and ending below the reset threshold by the magnitude indicated (reset threshold overdrive). The graph shows the maximum pulse width that a negative-going  $V_{CC}$ transient may typically have without causing a reset pulse to be issued. As the amplitude of the transient increases (i.e., goes farther below the reset threshold), the maximum allowable pulse width decreases. A 0.1µF bypass capacitor mounted close to the VCC pin provides additional transient immunity.

#### Watchdog Software Considerations

Setting and resetting the watchdog input at different points in the program, rather than "pulsing" the watchdog input high-low-high or low-high-low, helps the





Figure 6. Watchdog Flow Diagram

watchdog timer to closely monitor software execution. This technique avoids a "stuck" loop where the watchdog timer continues to be reset within the loop, keeping the watchdog from timing out. Figure 6 shows an example flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the program returns to the beginning. If the program should "hang" in any subroutine, the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued.

#### \_Chip Information

TRANSISTOR COUNT: 1072 PROCESS: BICMOS

#### Functional Diagram



#### Selector Guide

| PART<br>NUMBER | NUMBER OF<br>VOLTAGE<br>MONITORS | OPEN-<br>DRAIN<br>RESET | OPEN-<br>DRAIN<br>RESET | PUSH-<br>PULL<br>RESET | PUSH-<br>PULL<br>RESET | MANUAL<br>RESET | WATCH-<br>DOG<br>INPUT | POWER-<br>FAIL<br>INPUT/<br>OUTPUT |
|----------------|----------------------------------|-------------------------|-------------------------|------------------------|------------------------|-----------------|------------------------|------------------------------------|
| MAX6715        | 2                                | 2                       |                         | —                      | —                      | $\checkmark$    | —                      | —                                  |
| MAX6716        | 2                                | —                       | —                       | 2                      | —                      | $\checkmark$    | —                      | —                                  |
| MAX6717        | 2                                | 1                       | —                       | —                      | —                      | $\checkmark$    | —                      | _                                  |
| MAX6718        | 2                                |                         | _                       | 1                      |                        | $\checkmark$    | _                      | _                                  |
| MAX6719        | 3                                | 1                       | —                       | —                      | —                      | $\checkmark$    | —                      | _                                  |
| MAX6720        | 3                                | —                       | —                       | 1                      | —                      | $\checkmark$    | _                      |                                    |
| MAX6721        | 2                                | 1                       | —                       | _                      | —                      | $\checkmark$    | $\checkmark$           |                                    |
| MAX6722        | 2                                |                         | —                       | 1                      |                        | $\checkmark$    | $\checkmark$           |                                    |
| MAX6723        | 3                                | 1                       | —                       | _                      | —                      |                 | $\checkmark$           |                                    |
| MAX6724        | 3                                |                         | —                       | 1                      |                        |                 | $\checkmark$           | _                                  |
| MAX6725        | 3                                | 1                       | 1                       | _                      | —                      | $\checkmark$    | $\checkmark$           | —                                  |
| MAX6726        | 3                                | _                       | _                       | 1                      | 1                      | $\checkmark$    | $\checkmark$           | _                                  |
| MAX6727        | 3                                | 2                       | _                       | _                      | _                      | $\checkmark$    | $\checkmark$           |                                    |
| MAX6728        | 3                                | 1                       | _                       | _                      | _                      | $\checkmark$    | $\checkmark$           | √ (open drain)                     |
| MAX6729        | 3                                | _                       | _                       | 1                      | _                      | $\checkmark$    | $\checkmark$           | √ (push-pull)                      |

#### \_Ordering Information (continued)

| PART        | TEMP RANGE     | PIN-PACKAGE |
|-------------|----------------|-------------|
| MAX6721UTDT | -40°C to +85°C | 6 SOT23-6   |
| MAX6722UTDT | -40°C to +85°C | 6 SOT23-6   |
| MAX6723UTDT | -40°C to +85°C | 6 SOT23-6   |
| MAX6724UTDT | -40°C to +85°C | 6 SOT23-6   |
| MAX6725KADT | -40°C to +85°C | 8 SOT23-8   |
| MAX6726KADT | -40°C to +85°C | 8 SOT23-8   |
| MAX6727KADT | -40°C to +85°C | 8 SOT23-8   |
| MAX6728KADT | -40°C to +85°C | 8 SOT23-8   |
| MAX6729KADT | -40°C to +85°C | 8 SOT23-8   |

**Note:** The first "\_\_" are placeholders for the threshold voltage levels of the devices. Desired threshold levels are set by the part number suffix found in the Reset Voltage Threshold Suffix Guide. The "\_" after the D is a placeholder for the reset timeout delay time. Desired delay time is set using the timeout period suffix found in the Reset Timeout Period Suffix Guide. For example the MAX6716UTLTD3-T is a dual-voltage supervisor V<sub>TH</sub>1 = 4.625V, V<sub>TH</sub>2 = 3.075V, and 210ms (typ) timeout period.

Devices are available in both leaded and lead-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering.

## Table 1. Reset Voltage Threshold Suffix Guide\*\*


| PART NUMBER<br>SUFFIX<br>() | V <sub>CC</sub> 1 NOMINAL<br>VOLTAGE<br>THRESHOLD (V) | V <sub>CC</sub> 2 NOMINAL<br>VOLTAGE<br>THRESHOLD (V) |
|-----------------------------|---|---|
| LT                          | 4.625   | 3.075   |
| MS                          | 4.375   | 2.925   |
| MR                          | 4.375   | 2.625   |
| TZ                          | 3.075   | 2.313   |
| SY                          | 2.925   | 2.188   |
| RY                          | 2.625   | 2.188   |
| TW                          | 3.075   | 1.665   |
| SV                          | 2.925   | 1.575   |
| RV                          | 2.625   | 1.575   |
| TI                          | 3.075   | 1.388   |
| SH                          | 2.925   | 1.313   |
| RH                          | 2.625   | 1.313   |
| TG                          | 3.075   | 1.110   |
| SF                          | 2.925   | 1.050   |
| RF                          | 2.625   | 1.050   |
| TE                          | 3.075   | 0.833   |
| SD                          | 2.925   | 0.788   |
| RD                          | 2.625   | 0.788   |
| ZW                          | 2.313   | 1.665   |
| YV                          | 2.188   | 1.575   |
| ZI                          | 2.313   | 1.388   |
| YH                          | 2.188   | 1.313   |
| ZG                          | 2.313   | 1.110   |
| YF                          | 2.188   | 1.050   |
| ZE                          | 2.313   | 0.833   |
| YD                          | 2.188   | 0.788   |
| WI                          | 1.665   | 1.388   |
| VH                          | 1.575   | 1.313   |
| WG                          | 1.665   | 1.110   |
| VF                          | 1.575   | 1.050   |
| WE                          | 1.665   | 0.833   |
| VD                          | 1.575   | 0.788   |

\*\*Standard versions are shown in bold and are available in a D3 timeout option only. Standard versions require 2,500 piece order increments and are typically held in sample stock. There is a 10,000 order increment on nonstandard versions. **Other threshold voltages may be available, contact factory for availability.** 

## Table 2. Reset Timeout Period SuffixGuide

| TIMEOUT<br>PERIOD SUFFIX | ACTIVE TIMEOUT PERIOD |          |
|--------------------------|-----------------------|----------|
|                          | MIN [ms]              | MAX [ms] |
| D1                       | 1.1                   | 2.2      |
| D2                       | 8.8                   | 17.6     |
| D3                       | 140                   | 280      |
| D5                       | 280                   | 560      |
| D6                       | 560                   | 1120     |
| D4                       | 1120                  | 2240     |






M/XI/M


#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)




#### \_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_

© 2005 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products, Inc.