

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









General Description

The MAX6917 provides all the features of a real-time clock (RTC) plus a microprocessor (µP) supervisory circuit, NV RAM controller, and backup-battery monitor function. In addition, 96 x 8 bits of static RAM are available for scratchpad storage. The MAX6917 communicates with a µP through an I2C-bus-compatible serial interface.

The real-time clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The end of the month date is automatically adjusted for months with fewer than 31 days, including corrections for leap years through 2099. The clock operates in either 24hr or 12hr format with an AM/PM indicator. A time/date-programmable alarm function is provided with an open-drain, active-low alarm output.

The µP supervisory circuit features an open-drain, active-low reset available in three different reset thresholds. A manual reset input and a watchdog function are included as well.

The NV RAM controller provides power for external SRAM from a backup battery plus chip-enable gating. The backup battery also provides data retention of the on-board 96 x 8 bits of RAM. An open-drain, active-low, battery-on signal alerts the system when operating from a battery.

The battery-test circuitry periodically tests the backup battery for a low-battery condition. An optional external resistor network selects different battery thresholds. A freshness seal prevents battery drain until the first VCC power-up.

The MAX6917 has a crystal-fail-detect circuit and a data-valid bit. The MAX6917 is available in a 20-pin QSOP package and is guaranteed to operate over the extended (-40°C to +85°C) temperature range.

Applications

Point-of-Sale Equipment Programmable Logic Controllers Intelligent Instruments Fax Machines Digital Thermostats Industrial Control

Pin Configuration and Selector Guide appear at end of data sheet.

Features

- **♦ Real-Time Clock Counts** Seconds, Minutes, Hours, Date, Month, Day of Week, and Year with Leap-Year Compensation Through 2099
- ♦ Fast (400kHz) I²C-Bus-Compatible Interface
- ♦ 96 x 8 Bits of RAM for Scratchpad Data Storage
- ♦ Uses Standard 32.768kHz, 6pF Load, Watch
- ♦ Single-Byte or Multiple-Byte (Burst Mode) Data Transfer for Read or Write of Clock Registers or
- ♦ Battery Monitor and Low-Battery Warning Output Internal Default for Lithium Backup-Battery Pins Available for Other Backup-Battery **Testing Configurations**
- ♦ Dual Power-Supply Pins for Primary and Backup **Power**
- ♦ Battery-On Output
- ♦ NV RAM Controller

Chip-Enable Gating (Control of CE with Reset and Power Valid) **VOUT for SRAM Power**

- ♦ Microprocessor Supervisor with Watchdog Input
- ♦ Programmable Time/Date Alarm Output
- ♦ Data Valid Bit (Loss of All Voltage Alerts User of Corrupt Data)
- ♦ Crystal-Fail Detect
- ♦ Reference Output Frequencies—1Hz and 32.768kHz
- ♦ Small, 20-Pin, QSOP Surface-Mount Package

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX6917EO30+	-40°C to +85°C	20 QSOP	E20-2
MAX6917EO33+	-40°C to +85°C	20 QSOP	E20-2
MAX6917EO50+	-40°C to +85°C	20 QSOP	E20-2

⁺Denotes lead-free package.

ABSOLUTE MAXIMUM RATINGS

VBATT, VCC to GND	0.3V to +6.0V	Output (
All Other Pins to GND	0.3V to (VCC + 0.3V)	Vout
All Other Pins to GND	0.3V to (VBATT + 0.3V)	All Ot
Input Currents		Continuo
V _{CC}	200mA	20-Pir
VBATT	20mA	Operatir
GND	20mA	Junction
All Other Pins	±20mA	Storage
		1 1 -

Output Currents	
VOUT Continuous	200mA
All Other Outputs	20mA
Continuous Power Dissipation	
20-Pin QSOP (derate 9.1mW/°C over Ta	$A = +70^{\circ}C) \dots .727 mW$
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	со	NDITIONS	MIN	TYP	MAX	UNITS	
0		MAX6917EO30		2.7	3.0	3.3		
Operating Voltage Range (Note 3)	Vcc	MAX6917EO33		3.0	3.3	3.6	V	
(Note 3)		MAX6917EO50		4.5	5.0	5.5		
O II VIII D DATT		MAX6917EO30		2.0		5.5		
Operating Voltage Range BATT (Note 4)	VBATT	MAX6917EO33		2.0		5.5	V	
(Note 4)		MAX6917EO50		2.0		5.5		
		1Hz, 32kHz	$V_{BATT} = 2V, V_{CC} = 0$			1		
		outputs disabled;	$V_{BATT} = 3V, V_{CC} = 0$			1.4		
		XTAL FAIL	$V_{BATT} = 3.6V, V_{CC} = 0$			1.9		
		disabled	$V_{BATT} = 5.5V, V_{CC} = 0$			3.8		
		ITIZ, SZKTIZ	$V_{BATT} = 2V, V_{CC} = 0$			1.23	<u> </u>	
Timekeeping Current VBATT	IBATT	outputs disabled;	$V_{BATT} = 3V, V_{CC} = 0$			1.61	Δ	
(Note 5)	IBATT	XTAL FAIL	$V_{BATT} = 3.6V, V_{CC} = 0$			2.3	μΑ	
		enabled	$V_{BATT} = 5.5V, V_{CC} = 0$			4.08		
		1Hz, 32kHz	V _{BATT} = 2V, V _{CC} = 0			2.82	<u> </u>	
		enabled, outputs	$V_{BATT} = 3V, V_{CC} = 0$			4.7		
		open; XTAL FAIL	$V_{BATT} = 3.6V, V_{CC} = 0$			6.1		
		disabled	$V_{BATT} = 5.5V, V_{CC} = 0$			10.6		
		1Hz, 32kHz	$V_{CC} = 3.3V$, $V_{BATT} = 0$			0.1		
		enabled, outputs open; XTAL FAIL	V _{CC} = 3.6V, V _{BATT} = 0			0.12	1	
Active Supply Current V _{CC}	loon	enabled	$V_{CC} = 5.5V, V_{BATT} = 0$			0.2	m A	
(Note 6)	ICCA	1Hz, 32kHz	$V_{CC} = 3.3V$, $V_{BATT} = 0$		0.9		IIIA	
		outputs disabled; XTAL FAIL	$V_{CC} = 3.6V$, $V_{BATT} = 0$			1.4 1.9 3.8 1.23 1.61 2.3 4.08 2.82 4.7 6.1 10.6 0.1 0.12 0.2		
		disabled	$V_{CC} = 5.5V$, $V_{BATT} = 0$			0.18		

DC ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL	со	NDITIONS	MIN	TYP	MAX	UNITS
		1Hz, 32kHz	$V_{CC} = 3.3V$, $V_{BATT} = 0$			27	
		enabled, outputs open; XTAL FAIL	V _{CC} = 3.6V, V _{BATT} = 0			30	
Standby Current Vac (Note E)	loos	enabled	$V_{CC} = 5.5V$, $V_{BATT} = 0$			81	
Standby Current V _{CC} (Note 5)	Iccs	1Hz, 32kHz	$V_{CC} = 3.3V$, $V_{BATT} = 0$			20	μΑ
		outputs disabled; XTAL FAIL	$V_{CC} = 3.6V, V_{BATT} = 0$			25	
		disabled	$V_{CC} = 5.5V$, $V_{BATT} = 0$			76	
Vout	1	T		1			1
		V _{CC} = 2.7V, V _{BATT}	= 0, I _{OUT} = 35mA	V _{CC} - 0.2			
Vout in Vcc Mode (Note 4)	Vout	V _{CC} = 3.0V, V _{BATT}	= 0, I _{OUT} = 35mA	V _{CC} - 0.2			V
		V _{CC} = 4.5V, V _{BATT}	= 0, I _{OUT} = 70mA	V _{CC} - 0.2			
		V _{BATT} = 2V, V _{CC} =	: 0, I _{OUT} = 400μA	V _{BATT} - 0.02			
V _{OUT} in Battery-Backup Mode (Notes 4, 7)	Vout	V _{BATT} = 3V, V _{CC} =	: 0, I _{OUT} = 800μA	V _{BATT} - 0.03			V
		VBATT = 4.5V, VCC	= 0, I _{OUT} = 1.5mA	V _{BATT} - 0.05			
V _{BATT} -to-V _{CC} Switchover Threshold	V _{TRU}	Power-up (V _{CC} < V to V _{CC} (Note 7)	RST) switch from VBATT		V _{BATT} + 0.1		٧
V _{CC} -to-V _{BATT} Switchover Threshold	V _{TRD}	Power-down (V _{CC} to V _{BATT} (Note 7)	< V _{RST}) switch from V _{CC}		VBATT - 0.1		V
CE_IN AND CE_OUT (Figures 10	14, 15, 16)						
CE_IN Leakage Current	IIL, IIH	Disabled, V _{CC} < V _I V _{CE_IN} = VCC or G		-1		+1	μА
CE_IN-to-CE_OUT Resistance		VCC = VCC(MIN), VI CE_OUT connecte VIL = 0.1VCC, CE_			46	140	Ω
CE_IN-to-CE_OUT Propagation Delay	tCED	50Ω source-imped $C_{LOAD} = 10 pF$, V_{C} $V_{IH} = 0.9 V_{CC}$, $V_{IL} = \frac{(Note \ 8)}{CE_IN}$ to the 50% μ	C = VCC(MIN), = 0.1VCC d from 50% point on		10	20	ns
RESET Active to CE_OUT High Delay	trce	MR high to low		2	10	50	μs

DC ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CE_OUT Active-Low Delay After VCC > VRST	t _{RP}		140	200	280	ms
CE_OUT High Voltage	VoH	$I_{OH} = -100\mu A$, $V_{BATT} = 2V$, $V_{CC} = 0$, $\overline{RESET} = low$	0.8 x V _{BATT}			V
MR INPUT (Figure 10)						
MR Input Voltage	V _{IL}				0.8	V
With Imput Voltage	VIH		2.0			V
MR Pullup Resistance		Internal pullup resistor		50		kΩ
MR Minimum Pulse Width			1			μs
MR Glitch Immunity	t _{GW}				35	ns
MR to RESET Delay	t _{RD}	VCC = VCC(MIN), VBATT = 0		450	600	ns
WDI INPUT (Figure 12)	•		•			•
WDI Initial Timeout Period		V _{CC} > V _{RST} from rising edge of RESET	1.00	1.6	2.25	S
	twpl	Long watchdog timeout period	1.00	1.6	2.25	S
Watchdog Timeout Period	twps	Short watchdog timeout period	140	200	280	ms
Minimum WDI Input Pulse Width	twDI		100			ns
	V _{IL}				0.8	.,
WDI Input Threshold	VIH		2.0			V
WDI Input-Leakage Current		V _{WDI} = V _{CC} or GND	-100		+100	nA
V _{CC} Standby Current with WDI Max Frequency	Iccsw	Watchdog frequency = 1MHz, V _{CC} = V _{CC(MAX)} , 1Hz, 32kHz outputs disabled (Note 5)			450	μA
BATTERY TEST AND TRIP (Figu	res 17, 18, an	d 19)				I.
VBATT Trip Point	V _{BTP}	Internal mode	2.45	2.6	2.70	V
TRIP Input Threshold	VTRIP	VCC = VCC(MAX), VBATT = 2V, external mode	1.14	1.24	1.31	V
TRIP Input Comparator Hysteresis	VTRIP_HYST			10		mV
TRIP Input Current	ITRIP_LKG	External mode	-100		+100	nA
Battery Test Load	RLOAD_INT	Internal	0.50	0.91	1.30	МΩ
TEST Output-High Voltage	VTEST_HIGH	I _{TEST} = -5mA	V _{OUT} - 0.3V			V
TEST Output-Low Voltage	V _{TEST_LOW}	I _{TEST} = 5mA			0.3	V
BATT_LO, ALM OUTPUT						
		V _{BATT} = 2V, V _{CC} = 0, I _{OL} = 5mA			0.5	
Output Low Voltage	V _{OL}	V _{CC} = 2.7V, V _{BATT} = 0, I _{OL} = 10mA			0.5	V
_		V _{CC} = 4.5V, V _{BATT} = 0, I _{OL} = 20mA			0.5	1
Off-Leakage	ILKG		-100		+100	nA
-	1					1

DC ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL	CONDITION	IS	MIN	TYP	MAX	UNITS
BATT_ON OUTPUT							
		$V_{BATT} = 2V$, $V_{CC} = 0$, $I_{OL} =$	5mA			0.5	
Output Low Voltage	VoL	V _{BATT} = 2.7V, V _{CC} = 0, I _{OL}	= 10mA			0.5	V
		V _{BATT} = 4.5V, V _{CC} = 0, I _{OL}	= 20mA			0.5	
Off-Leakage	I _{LK} G			-100		+100	nA
RESET							
		MAX6917EO30		2.5	2.63	2.7	
RESET Threshold Voltage	V _{RST}	MAX6917EO33		2.8	2.93	3.0	V
		MAX6917EO50		4.1	4.38	4.5	
V _{RST} Hysteresis	V _{HYST}				30		mV
		V _{CC} falling from V _{RST(MAX)}	MAX6917EO30		27	75	
V _{CC} Falling-Reset Delay	t _{RPD}	to V _{RST(MIN)} , measured from the beginning of V _{CC}	MAX6917EO33		37	90	μs
		falling to RESET low	MAX6917EO50		50	120	
Main Reset Active-Timeout Period	t _{RP}		•	140	200	280	ms
RESET Output Voltage	V _{OL}	RESET asserted, I _{OL} = 1.6n V _{CC} = 0	nA, V _{BATT} = 2V,			0.2	٧
Off-Leakage	ILKG			-100		+100	nA
I ² C DIGITAL INPUTS SCL, SDA							
Input High Voltage	VIH			0.7 x V _{CC}			V
Input Low Voltage	V _{IL}					0.3 x V _{CC}	V
Input Hysteresis	V _H YS				0.05 x VCC		V
Input Leakage Current		V _{IN} = 0 to V _{CC}		-100		+100	nA
Input Capacitance		(Note 8)				10	рF
SDA Output Low Voltage	Vol	I _{OL} = 4mA, V _{CC} = V _{CC(MIN)}	ı			0.4	V
FREQUENCY OUTPUTS (32kHz a	and 1Hz)						
		V _{CC} = 0, V _{BATT} = 2V, I _{OL} = 100μA				0.2	
32kHz and 1Hz OUT Low Voltage	VoL	V _{CC} = 2.7V, V _{BATT} = 0, I _{OL} = 1mA				0.4	V
		$V_{CC} = 4.5V$, $V_{BATT} = 0$, $I_{OL} = 2mA$				0.5	

DC ELECTRICAL CHARACTERISTICS (continued)

(VCC = VCC(MIN) to VCC(MAX), TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		V _{CC} = 0, V _{BATT} = 2V, I _{OH} = -100μA	V _{OUT} - 0.1V			
32kHz and 1Hz OUT High Voltage	VoH	V _{CC} = 2.7V, V _{BATT} = 0, I _{OH} = -1mA	V _{OUT} - 0.3V			V
		V _{CC} = 4.5V, V _{BATT} = 0, I _{OH} = -2mA	V _{OUT} - 0.4V			

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = V_{CC(MIN)})$ to $V_{CC(MAX)}$, $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FAST I ² C-BUS TIMING (Figure 2	(Note 9))					
SCL Clock Frequency	fSCL	(Note 10)	800		400,000	Hz
Bus Timeout	ttimeout		1		2	S
Bus Free Time Between STOP and START Conditions	tBUF		1.3			μs
Hold Time After (Repeated) START Conditions	[†] HD:STA	After this period, the first clock is generated	0.6			μs
Repeated START Condition Setup Time	thd:STA		0.6			μs
STOP Condition Setup Time	tsu:sto		0.6			μs
Data Hold Time	thd:dat	(Notes 11, 14)	0		0.9	μs
Data Setup Time	tsu:dat		100			ns
SCL Low Period	tLOW		1.3			μs
SCL High Period	thigh		0.6			μs
SCL/SDA Rise Time (Receiving)	t _R	(Note 12)	20 + 0.1 × Cb		300	ns
SCL/SDA Fall Time (Receiving)	tF	(Notes 12, 13)	20 + 0.1 × Cb		300	ns
SCL/SDA Fall Time (Transmitting)	tF	(Notes 12, 13)	20 + 0.1 × Cb		250	ns
Pulse Width of Spike Suppressed	tsp		0		50	ns
Capacitive Load for Each Bus Line	Cb				400	pF
BATTERY-TEST TIMING (Figure	18)		•			
Battery Test to BATT_LO Active	t _{BL}	(Note 8)			1	S
Battery-Test Cycle—Normal	tBTCN	(Note 8)		24		hr
Battery-Test Pulse Width	tBTPW	(Note 8)			1	S

Note 1: V_{RST} is the reset threshold for V_{CC} . See the *Selector Guide* section.

Note 2: All parameters are 100% tested at TA = +85°C. Limits overtemperature are guaranteed by design and are not production tested.


AC ELECTRICAL CHARACTERISTICS (continued)


(VCC = VCC(MIN) to VCC(MAX), TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 2)


- **Note 3:** I²C serial interface is operational for VCC > VRST.
- Note 4: See the *Detailed Description* section (V_{OUT} function).
- Note 5: IBATT is specified with SDA = SCL = V_{CC}, CE_IN = WDI = GND, V_{OUT}, CE_OUT, and MR floating. I_{CCS} is specified with SDA = SCL = V_{CC}, CE_IN = WDI = GND, V_{OUT}, CE_OUT, and MR floating.
- Note 6: I²C serial interface operating at 400kHz, SDA pulled high, and WDI = V_{CC} or GND, V_{OUT} and CE_OUT floating.
- Note 7: For OUT switchover to BATT, Vcc must fall below VRST and VBATT. For OUT switchover to Vcc, Vcc must be above VRST or above VBATT.
- Note 8: Guaranteed by design. Not subject to production testing.
- Note 9: All values are referred to VIH (MIN) and VIL(MAX) levels.
- Note 10: Minimum SCL clock frequency is limited by the MAX6917 bus timeout feature, which resets the serial bus interface if either SDA or SCL is held low for 1s to 2s. When using the burst read or write command, all 96 bytes of RAM must be read/written within the timeout period. See the *Timeout Feature* section.
- Note 11: A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V_{IH(MIN)} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- Note 12: Cb is the total capacitance of one bus line in pF.
- Note 13: The maximum tr for the SDA and SCL bus lines is specified at 300ns. The maximum fall time for the SDA output stage tr is specified at 250ns. This allows series-protection resistors to be connected between the SDA/SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tr.
- Note 14: The maximum tho: DAT only has to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.


Typical Operating Characteristics

($V_{CC} = 3V$, $V_{BATT} = 3V$, $T_A = +25$ °C, unless otherwise noted.)











Typical Operating Characteristics (continued)


($V_{CC} = 3V$, $V_{BATT} = 3V$, $T_A = +25$ °C, unless otherwise noted.)





Typical Operating Characteristics (continued)


(VCC = 3V, VBATT = 3V, TA = +25°C, unless otherwise noted.)

















Pin Description

PIN	NAME	FUNCTION
1	Vout	Supply Output for External SRAM or Other ICs Requiring Use of Backup-Battery Power. When V _{CC} rises above the reset threshold or above V _{BATT} , V _{OUT} is connected to V _{CC} . When V _{CC} falls below V _{RESET} and V _{BATT} , V _{BATT} is connected to V _{OUT} . Connect a 0.1µF low-leakage bypass capacitor from V _{OUT} to GND. Leave open if not used.
2	TEST	External Battery Test. Active high for 1s during each battery test. Intended to drive an external MOSFET or bipolar transistor for an external battery-test configuration. External test must be selected in the control register to use TEST; otherwise, it remains low. Leave open if not used.
3	TRIP	External Trip Set. If a different battery-low threshold is desired other than the internal POR default of VBTP, then connect RSET+ between VBATT and TRIP and RSET- between TRIP and the drain or collector of an external transistor whose base or gate is connected to TEST; Figure 17 (see the <i>Battery Test</i> section). External test must be selected in the control register to use TRIP. Leave open if not used.
4	BATT_ON	Open-Drain Battery-On Indicator. BATT_ON is active low when the MAX6917 is powered from VBATT.
5	CE_IN	Chip-Enable Input. The input to the chip-enable gating circuitry. Connect CE_IN to GND if unused.
6	MR	Manual-Reset Input. A logic low on \overline{MR} asserts \overline{RESET} . \overline{RESET} remains asserted as long as \overline{MR} is low and for treatures high. The active-low \overline{MR} input has an internal pullup resistor. \overline{MR} can be driven from a TTL or CMOS-logic line or shorted to ground with a switch. Internal debouncing circuitry ensures noise immunity. Leave \overline{MR} open if unused.
7	WDI	Watchdog Input. If WDI remains either high or low for longer than the watchdog timeout period, the internal watchdog timer runs out and RESET is asserted. The internal watchdog timer clears while RESET is asserted or when WDI sees a rising or falling edge. The watchdog function can be disabled from the control register. The timeout period is configurable in the control register for 200ms or 1.6s.
8	GND	Ground
9	X1	32.768kHz Crystal-Oscillator Input
10	X2	32.768kHz Crystal-Oscillator Output

Pin Description (continued)

PIN	NAME	FUNCTION
11	32KHZ	32.768kHz Output. Buffered push-pull output that is enabled from the FOUT configuration register.
12	1HZ	1Hz Output. Buffered push-pull output that is enabled from the FOUT configuration register.
13	SDA	Open-Drain Data Input/Output. I ² C bus serial data input/output connection.
14	SCL	Serial Clock Input. I ² C bus clock for input/output data transfers.
15	ĀLM	Open-Drain, Active-Low Alarm Output. ALM goes low when RTC time matches alarm thresholds set in the alarm threshold registers. ALM stays low until cleared by reading or writing to the alarm configuration register or to any of the alarm threshold registers.
16	CE_OUT	Chip-Enable Output. CE_OUT goes low only when CE_IN is low and RESET is not asserted. If CE_IN is low when RESET is asserted, CE_OUT remains low for tRCE or until CE_IN goes high, whichever occurs first. CE_OUT is pulled to Vout.
17	BATT_LO	Open-Drain, Battery-Low Indicator. BATT_LO is active low when the VBATT input is tested below VBTP if the internal trip is selected in the control register (POR default). If external trip is selected in the control register, then BATT_LO is active low when TRIP is less than VTRIP.
18	RESET	Open-Drain, Active-Low Reset Output. RESET pulses low for the when triggered, and stays low whenever VCC is below the reset threshold or when MR is logic low. RESET remains low for the after either VCC rises above the reset threshold or MR goes from low to high.
19	Vcc	Main Supply Input. Connect a 0.1µF bypass capacitor from V _{CC} to GND.
20	V _{BATT}	Backup-Battery Input. When V _{CC} falls below the reset threshold and V _{BATT} , V _{OUT} switches from V _{CC} to V _{BATT} . When V _{CC} rises above V _{BATT} or the reset threshold, V _{OUT} reconnects to V _{CC} . V _{BATT} may exceed V _{CC} . Connect V _{BATT} to GND if no backup-battery supply is used. Connect a 0.1µF low-leakage bypass capacitor from V _{BATT} to GND.

Detailed Description

Functional Description

The MAX6917 contains eight 8-bit timekeeping registers, seven 8-bit alarm threshold registers, one status register, one control register, one alarm-configuration register, and 96 x 8 bits of SRAM. In addition to single-byte reads and writes to registers and RAM, there is a burst timekeeping register read/write command, a burst RAM read/write command, and a battery-test command that allows software-commanded testing of the backup battery at any time. An I²C-bus-compatible interface allows serial communication with a μP . When V_{CC} is less than the reset threshold, the serial interface is disabled to prevent erroneous data from being written to the MAX6917. A µP supervisory section and an NVRAM controller are provided for ease of implementation with µP-based systems. A crystal fail-detect circuit and a data-valid bit can be used to guarantee RAM data integrity and valid timekeeping data. Two reference frequencies outputs, 32.768kHz and 1Hz, are provided for external device clocking. Time and calendar data are stored in a binary-coded decimal (BCD) format. Figure 1 shows the functional diagram of the MAX6917.

Real-Time Clock

The RTC provides seconds, minutes, hours, day, date, month, and year information. The end of the months is automatically adjusted for months with fewer than 31 days, including corrections for leap years through 2099.

Crystal Oscillator

The MAX6917 uses an external, standard 6pF load watch crystal. No other external components are required for this timekeeping oscillator. Power-up oscillator start time is dependent mainly upon applied $V_{\rm CC}$ and ambient temperature. The MAX6917, because of its low timekeeping current, exhibits a typical startup time of 1s to 2s.

I²C-Compatible Interface

The I²C bus allows bidirectional, 2-wire communication between different ICs. The two lines are serial data line (SDA) and serial clock line (SCL). Both lines must be connected to a positive supply through individual pullup resistors (see the *Typical Application Circuit*). Data transfer can only be initiated when the bus is not busy (both SDA and SCL are high). Figure 2 shows a timing diagram for I²C communication.




Figure 1. Functional Diagram




Figure 2. I²C Communication Timing Diagram

To maximize battery life and prevent erroneous data from being entered into the MAX6917, the serial bus interface is disabled when VCC is below VRST. If the SDA or SCL serial interface lines are held low for longer than 1s to 2s, the serial bus interface resets and awaits for a new START condition (see the START and STOP Conditions section).

I²C System Configuration

A device on the I²C-compatible bus that generates a message is called a transmitter and a device that receives the message is called a receiver. The device that controls the message is the master and the devices that are controlled by the master are called slaves (Figure 3). The word message refers to data in the form of three 8-bit bytes for a single read or write. The first byte is the slave ID byte, the second byte is the address/command byte, and the third is the data.

START and STOP Conditions

Data transfer can only be initiated when the bus is not busy (both SDA and SCL are high). A high-to-low transition of SDA while SCL is high defines a START (S) condition; low-to-high transition of SDA while SCL is high defines a STOP (P) condition (Figures 2, 4). Any time a START condition occurs, the slave ID must follow immediately, regardless of completion of a previous data transfer.

Bit Transfer

After the START condition occurs, 1 bit of data is transferred for each clock pulse. The data on SDA must remain stable during the high portion of the clock pulse as changes in data during this time are interpreted as a control signal (Figure 5).

Acknowledge

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 6). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, such that the SDA line is stable low during the high portion of the clock pulse. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case, the transmitter must leave the SDA high to enable the master to generate a STOP condition. If a STOP condition is received before the current byte of data transfer is completed in burst mode, the last incomplete byte is ignored if it is a burst transaction to RAM or the whole burst transaction is ignored if it is a burst transaction to the timekeeping registers. There is no limit to the number of bytes that can be transmitted between a START and a STOP condition.

Slave Address

Before any data is transmitted on the I²C-bus-compatible serial interface, the device that is expected to respond must be addressed first. The first byte sent after the START (S) condition is the address byte or 7-bit slave ID. The MAX6917 acts as a slave transmitter/receiver. Therefore, SCL is only an input clock signal and SDA is a bidirectional data line. The slave address for the MAX6917 is shown in Figure 7.

Address/Command Byte

The second byte of data sent after the START condition is the address/command byte (Figure 8). Each data transfer is initiated by an address/command byte. Bits 7–1 specify the designated register or RAM location to be read or written to, and the LSB (bit 0) specifies a write operation if logic zero or a read operation if logic one. The command byte is always input starting with the MSB (bit 7).

Reading from the Timekeeping Registers

The timekeeping registers (seconds, minutes, hours, date, month, day, and year) and the control register can be read either with a single read or a burst read (Figure 9). Since the RTC runs continuously and a read takes a finite amount of time, there is the possibility that the clock counters could change during a read operation, thereby reporting inaccurate timekeeping data. In the MAX6917, each clock counter's data is buffered by a latch. Clock counter data is latched by the I2C bus read command (on the falling edge of SCL when the slave acknowledge bit is sent, after the address/command byte has been sent by the master to read a timekeeping register). Collision-detection circuitry ensures that this does not happen coincident with a seconds counter update to ensure accurate time data is being read. This avoids time-data changes during a read operation. The clock counters continue to count and keep accurate time during the read operation.




Figure 3. I²C System Configuration




Figure 4. START and STOP Conditions

If single reads are used to read each of the timekeeping registers individually, then it is necessary to do some error checking on the receiving end. An error can occur when the seconds counter increments before all the other registers are read out. For example, suppose a carry of 13:59:59 to 14:00:00 occurs during singleread operations of the timekeeping registers. Then the net data could become 14:59:59, which is erroneous real-time data. To prevent this with single-read operations, read the seconds register first (initial seconds) and store this value for future comparison. When the remaining timekeeping registers have been read out, read the seconds register again (final seconds). If the initial seconds value is 59, check that the final-seconds value is still 59; if not, repeat the entire single-read process for the timekeeping registers. A comparison of the initial-seconds value with the final-seconds value can indicate if there was a bus-delay problem in reading the timekeeping data (difference should always be 1s or less). Using a 100kHz bus speed, and sequential single reads, it would take under 2.5ms to read all seven of the timekeeping registers plus a second read of the seconds register.

The most accurate way to read the timekeeping registers is to perform a burst read. With burst reads, the main timekeeping registers (seconds, minutes, hours, date, month, day, year) and the control register are read sequentially, in the order listed with the seconds register first. They must be all read out as a group of




Figure 5. Bit Transfer




Figure 6. Acknowledge




Figure 7. MAX6917 Slave Address




Figure 8. Address/Command Byte

eight registers, with 8 bytes each, for proper execution of the burst-read function. All seven timekeeping registers are latched upon the receipt of the burst-read command. The worst-case error that can occur between the actual time and the read time is 1s.

Writing to the Timekeeping Registers

The time and date can be set by writing to the timekeeping registers (seconds, minutes, hours, date, month, day, year, and century). To avoid changing the




Figure 9. Read and Write Operations



current time by an incomplete write operation, the current time value is buffered from being written directly to the clock counters. The new data sent replaces the current contents of this input buffer. This time update data is loaded into the clock counters after the stop bit at the end of the I²C bus write operation. Collision-detection circuitry ensures that this does not happen coincident with a seconds-counter update to guarantee that accurate time data is being written. This avoids time data changes during a write operation. An incomplete write operation aborts the time-update procedures and the contents of the input buffer are discarded. The clock counters reflect the new time data beginning with the first 1s clock cycle after the stop bit. The clock counter is reset immediately after a write to the seconds register or a burst write to the timekeeping registers. This ensures that 1s clock tick is synchronous to timekeeping writes.

If single-write operations (Figure 9) are used to write to each of the timekeeping registers, then error checking is needed. If the seconds register is the one to be updated, update it first and then read it back and store its value as the initial seconds. Update the remaining timekeeping registers and then read the seconds register again (final seconds). If initial seconds was 59, ensure it is still 59. If initial seconds was not 59, ensure that final seconds is within 1s of initial seconds. If the seconds register is not to be written to, then read the seconds register first and save it as initial seconds. Write to the required timekeeping registers and then read the seconds register again (final seconds). If initial seconds was 59, ensure it is still 59. If initial seconds was not 59, ensure that final seconds is within 1s of initial seconds.

Although both single writes and burst writes are possible, the most accurate way to write to the timekeeping counters is to do a burst write (Figure 9). In the burst write, the main timekeeping registers (seconds, minutes, hours, date, month, day, year) and the control register are written sequentially. They must be all written to as a group of eight registers, with 8 bytes each, for proper execution of the burst-write function. All seven timekeeping registers and the control register are simultaneously loaded into the input buffer at the end of the 2-wire bus write operation. The worst-case error that can occur between the actual time and the write time update is 1s.

To avoid rollover issues when writing time data to the MAX6917, the remaining time and date registers must be written within 1s of updating the seconds register when using single writes. For burst writes, all eight registers must be written within this period (1s).

The weekday data in the day register increments at midnight. Values that correspond to the day of the week are user defined, but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on). If invalid values are written to the timekeeping registers, the operation becomes undefined.

Timeout Feature

The purpose of the bus timeout feature is to reset the serial bus interface and change the SDA line of the MAX6917 from an output to an input, which puts the SDA line into a high-impedance state. This is necessary when the MAX6917 is transmitting data and becomes stuck at a logic-low level. If the SDA line is stuck low, any other device on the bus is not able to communicate.

The timeout feature looks for a valid START and STOP condition to determine whether SDA has been stuck low. A valid START condition initiates the timeout counter in reference to the internal 1Hz clock. Counting begins on the first rising edge of the 1Hz clock after a valid START condition. If a valid STOP condition is detected before the next rising edge of the 1Hz clock, the timeout counter is stopped and awaits a new valid START condition. If a valid STOP condition is not detected before the next rising edge of the 1Hz clock, the I²C interface resets to the idle state and waits for a new I2C transaction. Depending on the occurrence of the START condition, that initiates the timeout counter, in reference to the internal 1Hz clock, the timeout period can be 1s to 2s. The lower limit of the timeout period (1s) imposes a limit on the SCL frequency of the MAX6917 because a burst read/write requires up to 96 bytes of information to be transmitted in between a START and STOP condition.

Registers

Tables 1 and 2 show the register map, as well as the register descriptions for the MAX6917.

Control Register

The control register contains bits for configuring the MAX6917 for custom applications. Bit D0 (BATT ON BLINK) and D1 (BATT LO BLINK) are used to enable a 1Hz blink rate on BATT_ON and BATT_LO when they are active; see the Battery Test section for details. D2 (WD TIME) and D3 (WD EN) are used to enable the watchdog function and select its timeout. For details, see the Watchdog Input section. D5 (INT/EXT TEST) sets whether the internal resistor ratio or an external resistor ratio is to be used to check for the low-battery condition; see the Battery Test section for details. D6 (XTAL EN) enables the crystal-fail-detect circuitry when set. See the Crystal-Fail Detect section for details. D7 (WP) is the write protect bit. Before any write operation to the registers (except the control register) or RAM, bit 7 must be zero. When set to one, the write-protect bit prevents write operations to any register (except the control register) or RAM location.

Timekeeping and Alarm Thresholds Registers

Time and date data is stored in the timekeeping and alarm threshold registers in BCD format as shown in Table 1. The weekday data in the day register is user defined (a common format is 1 = Sunday, 2 = Monday, etc.)

AM/PM and 12hr/24hr Mode

For both timekeeping and alarm threshold registers (Table 1), D7 of the hours register is defined as the 12hr or 24hr mode-select bit. When set to one, the 12hr mode is selected. In the 12hr mode, D5 is the AM/PM bit with logic one being PM. In the 24hr mode, D5 is the second 10hr bit (20hr to 23hr).

Clock-Burst Mode

Addressing the clock-burst register specifies burstmode operation. In this mode, the first eight clock/calendar registers (seven timekeeping and the control register) can be consecutively read or written to by using the address/command byte 00h for a write or 01h for a read (Table 1). If the write-protect bit is set to one when a write-clock/calendar-burst mode is specified, no data transfer occurs to any of the seven timekeeping registers or the control register. When writing to the clock/calendar registers in the burst mode, the first eight registers must be written to for the data to be transferred.

RAM

The static RAM consists of 96 x 8 bits addressed consecutively in the RAM address/command space. Even address/commands (3Eh to FCh) are used for RAM writes and odd address/commands (3Fh to FDh) are used for RAM reads (Table 2).

RAM-Burst Mode

Sending the RAM-burst address/command (FEh for write, FFh for read) specifies burst-mode operation. In this mode, the 96 RAM locations can be consecutively read or written to starting with bit 7 of address/command 3Eh for writes, and 3Fh for reads. A burst read outputs all 96 bytes of RAM. When writing to RAM in burst mode, it is not necessary to write all 96 bytes for the data to transfer; each complete byte written is transferred to the RAM. When reading from RAM, data are output until all 96 bytes have been read, or until the data transfer is stopped by the I²C master.

Status Register

The status register contains individual bits for monitoring the status of several functions of the MAX6917. Bits D0–D3 are unused and always read zero (Table 1). D4 (ALM OUT) reflects the state of the alarm function; see the *Alarm-Generation Function* section for details. D5 (BATT LO) indicates the state of the battery connected to VBATT; see the *Battery Test* section for more information. D6 (DATA VALID) alerts the user if all power was lost. See the *Data Valid Bit* section for details. D7 (XTAL FAIL) is the output of the crystal-fail detect circuit. See the *Crystal-Fail Detect* section for details.

Table 1. Register Map

				ISTER										FUNC			
FUNCTION	A7	A6	A5	A4	A3	A2	A1	A0	VALUE	D7	D6	D5	D4	D3	D2	D1	D0
CLOCK BURST	0	0	0	0	0	0	0	R									
050		_			_		_	R	0-59	0		10 SEC			1 S	EC	
SEC	1	0	0	0	0	0	0	W	POR STATE	0	0	0	0	0	0	0	0
MIN	0	1	0	0	0	0	0	R	0–59	0	_	10 MIN			1 N		
								W	POR STATE	0	0	0	0	0	0	0	0
HR	1	1	0	0	0	0	0	R	00-23	12/24	0	10 HR	10 HR	10.	11	lR	
									01–12			PM					
									POR STATE	0	0	0	0	0	0	0	0
		_			_		_	R	01–28/29	0	0	10 D/	ATE		1 DA	TE	
DATE	0	0	1	0	0	0	0	W	01–30/31 POR STATE	0	0	0	0	0	0	0	1
MONTH	1	0	1	0	0	0	0	R	01–12	0	0	0	10 M		1 MO	NTH	
WONTH	L '				U U			W	POR STATE	0	0	0	0	0	0	0	1
DAY					_			R	01–07	0	0	0	0	0	W	EKDAY	
DAY	0	1	1	0	0	0	0	$\overline{\mathbb{W}}$	POR STATE	0	0	0	0	0	0	0	1
YEAR	1	1	1	0	0	0	0	R	00-99		10 YE	AR			1 YE	AR .	
								W	POR STATE	0	1	1	1	0	0	0	0
CONTROL	0	0	0	1	0	0	0	R			XTAL	INT/		WD	WD	BATT	BATT
								W		WP	EN	EXT TEST	0	EN	TIME	LO BLINK	ON BLINK
									POR STATE	0	1	0	0	1	0	0	0
									00.00		1000 Y	END			100 YI	ΛD	
CENTURY	1	0	0	1	0	0	0	R	00-99 POR STATE	0	0	0	1	1	0	0 0	1
								R									
ALARM CONFIGURATION	0	1	0	1	0	0	0	W		ONE SEC	YEAR	DAY	MONTH	DATE	HR	MIN	SEC
									POR STATE	0	0	0	0	0	0	0	0
FOUT	0	0	0	1	0	1	1	R			1kHz		1kHz				
CONFIGURATION		Ů					·	W		V _{CC} EN	V _{CC} EN	V _{BATT} EN	V _{BAT} EN	0	0	0	0
									POR STATE	1	1	0	0	0	0	0	0
											•	•				•	
STATUS	0	0	1	1	0	0	0	R		XTAL	⊴ □	BATT	ALM	0	0	0	0
					l	L		VV		FAIL	DATA	L0	OUT			U	l u
									POR STATE	0	0	0	0	0	0	0	0

Table 1. Register Map (continued)

			REG	ISTER	ADDF	RESS						REG	ISTER	FUNC	TION		
FUNCTION	A7	A 6	A 5	A 4	А3	A2	A 1	Α0	VALUE	D7	D6	D5	D4	D3	D2	D1	DO
BATT TEST	0	0	0	1	1	0	1	0									
ALARM THRESHOLDS:		•	•			•											
SEC	0	0	0	1	1	1	0	R	0-59 POR STATE	0		10 SEC	-	1	1 SI	T	1
								W		0	1	ı	1	1	l I	1	1
MIN	0	0	0	1	1	1	1	R W	0–59 POR STATE	0	_	10 MIN			1 N		
								W	PORSIALE	0	1	1	1	1	1	1	1
HR	0	0	1	0	0	0	0	R	00-23	_		10 HR	40.110		4.1	ID.	
								W	01-12	12/24	0	AM/ PM	10 HR		1 H	1K	
									POR STATE	1	0	1	1	1	1	1	1
		I		I		I	I	R	01-28/29	0	0	10 D/	ATE.		1 DA	TC	
DATE	0	0	1	0	0	0	1	W	01–30/31 POR STATE	0	0	1	1	1	1	1	1
							I	R	01–12	0	0	0	10 M	1	1 MOI	UTU	
MONTH	0	0	1	0	0	1	0	W	POR STATE	0	0	0	10 101	1	1	1	1
		1	l					R	01–07	0	0	0	0	0	I w	EK DAY	
DAY	0	0	1	0	0	1	1	W	POR STATE	0	0	0	0	0	1	1	1
				1				R	00–99		10 YE	AR			1 YE	AR	
YEAR	0	0	1	0	1	0	0	W	POR STATE	1	1	1	1	1	1	1	1
TEST ONFIGURATION (FACTORY	0	0	1	0	1	0	1	R	POR STATE	0	0	0	0	0	0	0	0
RESERVED)		•					•										
RAM REGISTER	RS:																
RAM 0	0	0	1	1	1	1	1	R	RAM DATA 0	Х	Х	Х	Х	Х	Х	Х	Х
					·			W	00h-FFh			^				^	
				:										:			
RAM 95	1	1	1	1	1	1	0	R	RAM DATA 95	Х	Х	Х	Х	Х	Х	Х	Х
								W	00h-FFh							^	
RAM BURST	1	1	1	1	1	1	1	R									
				<u> </u>				W									

Power Control

VBATT provides power as a battery backup. VCC provides the primary power in dual-supply systems where VBATT is connected as a backup source to maintain timekeeping in the absence of primary power. When VCC rises above the reset threshold, VRST, VCC powers the MAX6917. When VCC falls below the reset threshold, VRST, and is less than VTRD, VBATT powers the MAX6917. If VCC falls below the reset threshold, VRST, and is more than VTRU, VCC still powers the MAX6917. VCC slew rate in power-down is limited to 10V/ms (max) for proper data retention.

VOUT Function

Vout is an output supply voltage for battery-backed-up devices such as SRAM. When V_{CC} rises above the reset threshold or is greater than V_{BATT} , V_{OUT} connects to V_{CC} (Figure 19). When V_{CC} falls below V_{RST} and V_{BATT} , V_{OUT} connects to V_{BATT} . There is a typical ± 100 mV hysteresis associated with the switching between V_{CC} and V_{BATT} on the V_{OUT} output. Connect a $0.1\mu F$ capacitor from V_{OUT} to GND.

Power-On Reset (POR)

The MAX6917 contains an integral POR circuit that ensures all registers are reset to a known state on power-up. Once either V_{CC} or V_{BATT} rises above 1.6V (typ), the POR circuit releases the registers for normal operation. When V_{CC} or V_{BATT} drops to less than 0.9V (typ), the MAX6917 resets all register contents to the POR defaults.

Oscillator Start Time

The MAX6917 oscillator typically takes 1s to 2s to begin oscillating. To ensure the oscillator is operating correctly, the system software should validate proper time-keeping. This is accomplished by reading the seconds register. Any reading with more than 0s, from the POR value of 0s, is a validation of proper startup.

Alarm-Generation Function

The alarm function is configured using the alarm-configuration register and the alarm-threshold registers (Table 1). Writing a one to D7 (ONE SEC) in the alarm-configuration register sets the alarm function to occur once every second, regardless of any other setting in the alarm-configuration register or in any of the alarm-threshold registers. When the alarm is triggered, D4 (ALM OUT) in the status register is set to one and the open-drain alarm output $\overline{\text{ALM}}$ goes low. The alarm is cleared by reading or writing to the alarm-configuration register or by reading or writing to any of the alarm-threshold registers. This resets the $\overline{\text{ALM}}$ output to a high and the ALM OUT bit to zero.

When D7 (ONE SEC) is set to zero in the alarm-configuration register, then the alarm function is set by the remaining bits in the alarm-configuration register and the contents of the respective alarm-threshold register. For example, writing 01h (0000 0001) to the alarm-configuration register causes the alarm to trigger every time the seconds-timekeeping register matches the seconds alarm-threshold register (i.e., once every minute on a specific second). Writing 02h (0000 0010) to the alarm configuration register causes the alarm to trigger on a minutes match (i.e., once every hour). Writing a 4Fh (0100 1111) to the alarm configuration register causes the alarm to be triggered on a specific second, of a specific minute, of a specific hour, of a specific date, of a specific year.

When setting the alarm-threshold registers, ensure that both the hour-timekeeping register and the hour-alarm-threshold register are using the same-hour format (either 12hr or 24hr format).

The alarm function, as well as the $\overline{\text{ALM}}$ output, is operational in both VCC and battery-backup mode.

Table 2. Hex Register Address and Description

WRITE ADDRESS/COMMAND (HEX)	READ ADDRESS/COMMAND (HEX)	DESCRIPTION	POR SETTING (HEX)				
00	01	Clock burst	N/A				
02	03	Seconds	00				
04	05	Minutes	00				
06	07	Hour	00				
08	09	Date	01				
0A	0B	Month	01				
0C	0D	Day	01				
0E	0F	Year	70				
10	11	Control	48				
12	13	Century	00				
14	15	Alarm configuration	19				
16	17	FOUT configuration	C0				
18	19	Status	00				
1A	N/A	Battery test	N/A				
1C	1D	Seconds alarm threshold	7F				
1E	1F	Minutes alarm threshold	7F				
20	21	Hours alarm threshold	BF				
22	23	Date alarm threshold	3F				
24	25	Month alarm threshold	1F				
26	27	Day alarm threshold	07				
28	29	Year alarm threshold	FF				
2A	2B	Test configuration	00				
3E	3F	RAM 0	Indeterminate				
40	41	RAM 1	Indeterminate				
42	43	RAM 2	Indeterminate				
44	45	RAM 3	Indeterminate				
46	47	RAM 4	Indeterminate				
•	•	•	•				
•	•	•	•				
•	•	•	•				
F4	F5	RAM 91	Indeterminate				
F6	F7	RAM 92	Indeterminate				
F8	F9	RAM 93	Indeterminate				
FA	FB	RAM 94	Indeterminate				
FC	FD	RAM 95	Indeterminate				
FE	FF	RAM BURST	Indeterminate				

Crystal-Fail Detect

The crystal-fail detect circuit looks for a loss of oscillation from the 32.768kHz oscillator for 30 cycles (typ) or more. Both the control register and the status register are used in the crystal-failure detection scheme (Table 1).

The crystal-fail detect circuit sets the XTAL FAIL bit in the status register to one for a crystal failure and to zero for normal operation. Once the status register is read, the XTAL FAIL bit is reset to zero, if it was previously one. If the crystal-fail-detect circuit continues to sense a failed crystal, then the XTAL FAIL bit is set again.

On initial power-up, the crystal-fail detect circuit is enabled. Since it takes a while for the low-power, 32.768kHz oscillator to start, the XTAL FAIL bit in the status register can be set to one indicating a crystal failure. The XTAL FAIL bit should be polled a number of times to see if it is set to zero for successive polls. If the polling is far enough apart, a few polled results could guarantee that a maximum of 10s had elapsed since power-on, at which time the oscillator would be considered truly failed if the XTAL FAIL bit remains one.

On subsequent power-ups, when XTAL EN is set to one, if XTAL FAIL is set to one, time data should be considered suspect.

The crystal-fail-detection circuit functions in both V_{CC} and V_{BATT} modes when the XTAL EN bit is set in the control register.

Manual Reset Input

A logic low on $\overline{\text{MR}}$ asserts $\overline{\text{RESET}}$. $\overline{\text{RESET}}$ remains asserted while $\overline{\text{MR}}$ is low, and for trp after it returns high (Figure 10). $\overline{\text{MR}}$ has an internal pullup resistor, so it can be left open if it is not used. Internal debounce circuitry requires a minimum low time on the $\overline{\text{MR}}$ input of 1 μ s with 35ns maximum glitch immunity.

Reset Output

A μP 's reset input starts the μP in a known state. The MAX6917's μP supervisory circuit asserts a reset to prevent code-execution errors during power-up, power-down, and brownout conditions. The RESET output is guaranteed to be active for 0V < V_{CC} < V_{RST}, provided V_{BATT} is greater than V_{BATT} (min). If V_{CC} drops below and then exceeds the reset threshold, an internal timer keeps RESET active for the reset timeout period t_{RP}; after this interval, RESET becomes inactive high. This condition occurs at either power-up or after a V_{CC} brownout.




Figure 10. Manual-Reset Timing Diagram

The RESET output is also activated when the watchdog interrupt function is enabled but no transition is detected on the WDI input. In this case, RESET is active for the period tRP before becoming inactive again. When RESET is active, all inputs—WDI, MR, CE_IN, SDA, and SCL—are disabled.

The MAX6917EO30 is optimized to monitor $3.0V \pm 10\%$ power supplies. Except when $\overline{\text{MR}}$ is asserted, $\overline{\text{RESET}}$ is not active until V_{CC} falls below 2.7V (3.0V - 10%), but is guaranteed to occur before the power supply falls below 2.5V (3.0V - 15%).

The MAX6917EO33 is optimized to monitor $3.3V \pm 10\%$ power supplies. Except when $\overline{\text{MR}}$ is asserted, $\overline{\text{RESET}}$ is not active until V_{CC} falls below 3.0V (3.0V is just above 3.3V - 10%), but is guaranteed to occur before the power supply falls below 2.8V (3.3V - 15%).

The MAX6917EO50 is optimized to monitor $5.0V \pm 10\%$ power supplies. Except when $\overline{\text{MR}}$ is asserted, $\overline{\text{RESET}}$ is not active until V_{CC} falls below 4.5V (5.0V - 10%), but is guaranteed to occur before the power supply falls below 4.1V (4.1V is just below 5.0V - 15%).

Negative-Going Vcc Transients

The MAX6917 is relatively immune to short-duration negative transients (glitches) while issuing resets to the μP during power-up, power-down, and brownout conditions. Therefore, resetting the μP when VCC experiences only small glitches is usually not recommended. Typically, a VCC transient that goes 150mV below the reset threshold and lasts for 90 μ s or less does not cause a reset pulse to be issued. A 0.1 μF capacitor mounted close to the VCC pin provides additional transient immunity.




Figure 11. Interfacing to μP with Bidirectional Reset I/O

Interfacing to µPs with Bidirectional Reset Pins

Microprocessors with bidirectional reset pins, such as the Motorola 68HC11 series, can contend with the MAX6917 RESET output. If, for example, the RESET output is driven high and the μP wants to pull it low, indeterminate logic levels can result. To correct this, connect a 4.7k Ω resistor between the RESET output and the μP reset I/O as shown in Figure 11. Buffer the RESET output to other system components.

Battery-On Output

The battery-on output, BATT_ON, is an open-drain output that indicates when the MAX6917 is powered from the backup-battery input, VBATT. When VCC falls below the reset threshold, VRST, and below VBATT, VOUT switches from VCC to VBATT and BATT_ON becomes low. When VCC rises above the reset threshold, VRST, VOUT reconnects to VCC and BATT_ON becomes high (open-drain output with pullup resistor). If desired, the BATT_ON output can be register selected, through the BATT_ON BLINK bit in the control register, to toggle on and off 0.5s on, 0.5s off when active. The POR default is logic zero for no blink.

Watchdog Input

The watchdog circuit monitors the μP 's activity. If the μP does not toggle the watchdog input (WDI) within the register-selectable watchdog-timeout period, RESET is asserted for the At the same time, the WD EN and WD TIME bits in the control register (Table 1) are reset to zero and can only be set again by writing the appropriate command to the control register. Thus, once a RESET is asserted due to a watchdog timeout, the watchdog function is disabled (Figure 12).




Figure 12. Watchdog Timing Diagram

WDI can detect pulses as short as t_{WDI} . Data bit D2 in the control register controls the selection of the watch-dog-timeout period. The power-up default is 1.6s (D2 = 0). A reset condition returns the timeout to 1.6s (D2 = 0). If D2 is set to one, then the watchdog-timeout period is changed to 200ms. Data bit D3 in the control register is the watchdog-enable function. A logic zero disables the watchdog function, while a logic one enables it. The POR state of WD EN is logic one, or the watchdog function is enabled. Disable the watchdog function by writing a zero to the WD EN bit in the control register, within the 1.6s POR default timeout after power-up.

WDI does not include a pulldown or pullup feature. For this reason, WDI should not be left floating. When the WD EN bit in the control register is set to zero, WDI should be connected to V_{CC} or GND. WDI is disabled and does not draw cross-conduction current when V_{CC} falls below V_{RST} .

Watchdog Software Considerations

There is a way to help the watchdog-timer monitor software execution more closely, which involves setting and resetting the watchdog input at different points in the program rather than "pulsing" the watchdog input. This technique avoids a "stuck" loop, in which the watchdog timer would continue to be reset within the loop, keeping the watchdog from timing out. Figure 13 shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the program returns to the beginning. If the program should "hang" in any subroutine, the problem would quickly be corrected since the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset to be issued.




Figure 13. Watchdog Flow Diagram

Chip-Enable Gating

Internal gating of chip-enable (CE) signals prevents erroneous data from corrupting external SRAM in the event of an undervoltage condition. The MAX6917 uses a transmission gate from $\overline{\text{CE_IN}}$ to $\overline{\text{CE_OUT}}$ (Figure 14). During normal operation (RESET inactive), the transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the external SRAM. The short CE propagation delay from $\overline{\text{CE_IN}}$ to $\overline{\text{CE_OUT}}$ enables the MAX6917 to be used with most $\mu\text{Ps.}$ If $\overline{\text{CE_IN}}$ is low when reset asserts, $\overline{\text{CE_OUT}}$ remains low for tRCE to permit completion of the current write cycle.

Chip-Enable Input

The CE transmission gate is disabled and CE_IN is high impedance (disabled mode) while RESET is active. During a power-down sequence when VCC passes the reset threshold, the CE transmission gate disables and CE_IN immediately becomes high impedance if the voltage at CE_IN is high. If CE_IN is low when RESET becomes active, the CE transmission gate disables at the moment CE_IN goes high or tRCE after RESET is active, whichever occurs first (see the Chip-Enable Timing diagram). This permits the current write cycle to complete during powerdown. The CE transmission gate remains disabled and CE_IN remains high impedance (regardless of CE_IN activity) for most of the reset-timeout period (tRST) any time a RESET is generated. When the CE transmission gate is enabled, the impedance of $\overline{\text{CE_IN}}$ appears as a 46 Ω (typ) load in series with the load at CE_OUT.




Figure 14. Chip-Enable Gating

The propagation delay through the CE transmission gate depends on V_{CC}, the source impedance of the driver connected to $\overline{\text{CE_IN}}$, and the loading on $\overline{\text{CE_OUT}}$ (see the Chip-Enable Propagation Delay vs. $\overline{\text{CE_OUT}}$ Load Capacitance graph in the *Typical Operating Characteristics*). For minimum propagation delay, the capacitive load at $\overline{\text{CE_OUT}}$ should be minimized, and a low-output-impedance driver should be used on $\overline{\text{CE_IN}}$ (Figure 15).




Figure 15. Propagation Delay Test Circuit




Figure 16. Chip-Enable Timing Diagram

Chip-Enable Output

When the CE transmission gate is enabled, the impedance seen at $\overline{\text{CE}_{-}\text{OUT}}$ is equivalent to a 46 Ω (typ) resistor in series with the source driving $\overline{\text{CE}_{-}\text{IN}}$. In the disabled mode, the transmission gate is off and an active pullup connects $\overline{\text{CE}_{-}\text{OUT}}$ to V_{OUT} (see Figures 14, 16). This pullup turns off when the transmission gate is enabled.

Test Configuration Register

This is a read-only register.

Data Valid Bit

DATA VALID has a POR setting of zero, indicating that the data in the MAX6917 RTC is not guaranteed to be valid (Table 1). A read of the status register sets the DATA VALID bit to one, indicating valid data in the MAX6917 RTC. In a system that uses a backup power supply, the DATA VALID bit should be set to one by the system software on first system power-up by reading the status register. After that, any time the system recovers

from a reset condition caused by VCC < VRST, the DATA VALID bit can be read to see if the data stored during operation from the backup power supply is still valid (i.e., the backup power supply did not drop out). A one indicates valid data and a zero indicates corrupted data. Any time the internal supply to the MAX6917 (either VBATT or VCC depending upon the operating conditions) drops below 1.5V to 1.6V (typ), the DATA VALID bit is set to zero even if it has recently been set by a read of the status register.