# Chipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# MAX707, MAX708

# µP Supervisory Circuits

The MAX707/708 are cost−effective system supervisor circuits designed to monitor $V_{CC}$ in digital systems and provide a reset signal to the host processor when necessary. No external components are required.

The reset output is driven active within 20 µsec of $V_{CC}$ falling through the reset voltage threshold. Reset is maintained with 200 mS of delay time after $V_{CC}$ rise above the reset threshold. The MAX707/708 have a low quiescent current of 12 µA at $V_{CC}$ = 3.3 V, an active−high RESET and active−low $\overline{\text{RESET}}$ with a push−pull output. The output is guaranteed valid down to $V_{CC}$ = 1.0 V. The MAX707/708 have a Manual Reset $\overline{\text{MR}}$ input and a +1.25 V threshold detector for power−fail input PFI. These devices are available in a Micro8 and SOIC−8 package.

## Features

- Precision Supply−Voltage Monitor
  MAX707: 4.63 V Reset Threshold Voltage
  MAX708: Standard Reset Threshold Voltages (Typical):
  4.38 V, 3.08 V, 2.93 V, 2.63 V
- Reset Threshold Available from 1.6 V to 4.9 V with 100 mV Increments (Factory Option)
- 200 mS (Typ) Reset Timeout Delay
- 12 µA ($V_{CC}$ = 3.3 V) Quiescent Current
- Active_High and Active_Low Reset Output
- Guaranteed RESET_L and RESET Output Valid to $V_{CC}$ = 1.0 V
- Voltage Monitor for Power−Fail or Low−Battery Warning
- 8 Pin SOIC or Micro8 Package
- Pb−Free Packages are Available

## Applications

- Computers
- Embedded System
- Battery Powered Equipment
- Critical µP Power Supply Monitor

## ON Semiconductor®

### MARKING DIAGRAMS

Micro8™
CUA SUFFIX
CASE 846A

```
xxx
AYW
```

xxx = Specific Device Code
A   = Assembly Location
Y   = Year
W   = Week
▪   = Pb−Free Package

SOIC−8
ESA SUFFIX
CASE 751

```
xxxxx
ALYW▪
```

xxxxx = Specific Device Code
AL   = Assembly Lot Code
Y    = Year
W    = Week
▪    = Pb−Free Package
(Note: Microdot may be in either location)

### PIN CONFIGURATION

**Micro8**

| | | |
|---|---|---|
| $\overline{\text{RESET}}$ | 1 | 8 NC |
| RESET | 2 | 7 $\overline{\text{PFO}}$ |
| $\overline{\text{MR}}$ | 3 | 6 PFI |
| $V_{CC}$ | 4 | 5 GND |

(Top View)

**SOIC−8**

| | | |
|---|---|---|
| $\overline{\text{MR}}$ | 1 | 8 RESET |
| $V_{CC}$ | 2 | 7 $\overline{\text{RESET}}$ |
| GND | 3 | 6 NC |
| PFI | 4 | 5 $\overline{\text{PFO}}$ |

(Top View)

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

**Figure 1. Representative Block Diagram**

**MAXIMUM RATINGS** (Note 1)

| Rating | | Symbol | Value | Unit |
|---|---|---|---|---|
| Supply Voltage | | $V_{CC}$ | 6.0 | V |
| Output Voltage | | $V_{out}$ | −0.3 to ($V_{CC}$ + 0.3) | V |
| Output Current (All Outputs) | | $I_{out}$ | 20 | mA |
| Input Current ($V_{CC}$ and GND) | | $I_{in}$ | 20 | mA |
| Thermal Resistance Junction−to−Air<br><br>Micro8<br>SOIC−8 | | $R_{\theta JA}$ | <br><br>248<br>187 | °C/W |
| Operating Ambient Temperature | | $T_A$ | −40 to +85 | °C |
| Storage Temperature Range | | $T_{stg}$ | −40 to +125 | °C |
| LatchUp Performance<br><br>Positive<br>Negative | | $I_{LATCHUP}$ | <br><br>300<br>280 | mA |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.
1. This device series contains ESD protection and exceeds the following tests:
    Human Body Model 2000 V per MIL−STD−883, Method 3015.
    Machine Model Method 200 V.
2. The maximum package power dissipation limit must not be exceeded.

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}} \qquad \text{with } T_{J(max)} = 150°C$$

**ELECTRICAL CHARACTERISTICS** ($V_{CC}$ = 1.0 V to 5.5 V, $T_A$ = −40°C to +85°C, unless otherwise noted. Typical values are at $T_A$ = 25°C, $V_{CC}$ = 3.3 V.)

| Characteristics | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|
| Operating Voltage Range | $V_{CC}$ | 1.0 | – | 5.5 | V |
| Supply Current<br>$V_{CC}$ = 3.3 V<br>$V_{CC}$ = 5.5 V | $I_{CC}$ | <br>–<br>– | <br>12<br>16 | <br>22<br>28 | µA |
| Reset Threshold<br>MAX707<br>$\quad T_A$ = +25°C<br>$\quad T_A$ = −40°C to +85°C<br>MAX708<br>$\quad T_A$ = +25°C<br>$\quad T_A$ = −40°C to +85°C<br>MAX708T<br>$\quad T_A$ = +25°C<br>$\quad T_A$ = −40°C to +85°C<br>MAX708S<br>$\quad T_A$ = +25°C<br>$\quad T_A$ = −40°C to +85°C<br>MAX708R<br>$\quad T_A$ = +25°C<br>$\quad T_A$ = −40°C to +85°C | $V_{TH}$ | <br><br>4.56<br>4.50<br><br>4.31<br>4.25<br><br>3.03<br>3.00<br><br>2.89<br>2.85<br><br>2.59<br>2.55 | <br><br>4.63<br><br><br>4.38<br><br><br>3.08<br><br><br>2.93<br><br><br>2.63 | <br><br>4.70<br>4.75<br><br>4.45<br>4.50<br><br>3.13<br>3.15<br><br>2.97<br>3.00<br><br>2.67<br>2.70 | V |
| Reset Threshold Hysteresis | $V_{HYS}$ | – | 0.01 $V_{TH}$ | – | mV |
| $V_{CC}$ Falling Reset Delay ($V_{CC}$ = $V_{TH}$ + 0.2 V to $V_{TH}$ − 0.2 V) | $t_{PD}$ | – | 20 | – | µS |
| Reset Active Timeout Period | $t_{RP}$ | 140 | 200 | 330 | mS |
| RESET_L, RESET_H Output Low Voltage<br>$V_{CC} \geq$ 1.0 V, $I_{ol}$ = 100 µA<br>$V_{CC}$ > 2.7 V, $I_{ol}$ = 1.2 mA<br>$V_{CC}$ > 4.5 V, $I_{ol}$ = 3.2 mA | $V_{ol}$ | <br>–<br>–<br>– | <br>–<br>–<br>– | <br>0.3<br>0.3<br>0.3 | V |
| RESET_L, RESET_H Output High Voltage<br>$V_{CC} \geq$ 1.0 V, $I_{oh}$ = 50 µA<br>$V_{CC}$ > 2.7 V, $I_{oh}$ = 500 µA<br>$V_{CC}$ > 4.5 V, $I_{oh}$ = 800 µA | $V_{oh}$ | <br>0.8 $V_{CC}$<br>0.8 $V_{CC}$<br>0.8 $V_{CC}$ | <br>–<br>–<br>– | <br>–<br>–<br>– | V |
| MR_L Pull−up Resistance | $R_{MRI}$ | 50 | – | – | KΩ |
| MR_L Pulse Width ($V_{TH}$ (max) < $V_{CC}$ < 5.5 V) | $t_{MR}$ | 1.0 | – | – | µS |
| MR_L Glitch Rejection ($V_{TH}$ (max) < $V_{CC}$ < 5.5 V) | – | – | 0.1 | – | µS |
| MR_L High_level Input Threshold ($V_{TH}$ (max) < $V_{CC}$ < 5.5 V) | $V_{IH}$ | 0.7 $V_{CC}$ | – | – | V |
| MR_L Low_level Input Threshold ($V_{TH}$ (max) < $V_{CC}$ < 5.5 V) | $V_{IL}$ | – | – | 0.3 $V_{CC}$ | V |
| MR_L to RESET_L and RESET_H Output Delay<br>($V_{TH}$ (max) < $V_{CC}$ < 5.5 V) | $t_{MD}$ | – | 0.2 | – | µS |
| PFI Input Threshold ($V_{CC}$ = 3.3 V, PFI Falling) | – | 1.20 | 1.25 | 1.3 | V |
| PFI Input Current | – | −250 | 0.01 | 250 | nA |
| PFI to PFO Delay ($V_{CC}$ = 3.3 V, $V_{OVERDRIVE}$ = 15 mV) | – | – | 3.0 | – | µS |
| PFO_L Output Low Voltage<br>$V_{CC}$ = 2.7 V, $I_{ol}$ = 1.2 mA<br>$V_{CC}$ = 4.5 V, $I_{ol}$ = 3.2 mA | $V_{ol}$ | <br>–<br>– | <br>–<br>– | <br>0.3<br>0.3 | V |
| PFO_L Output High Voltage<br>$V_{CC}$ = 2.7 V, $I_{oh}$ = 500 µA<br>$V_{CC}$ = 4.5 V, $I_{oh}$ = 800 µA | $V_{oh}$ | <br>0.8 $V_{CC}$<br>0.8 $V_{CC}$ | <br>–<br>– | <br>–<br>– | V |

# MAX707, MAX708

**PIN DESCRIPTION** (Pin No. with parentheses is for Micro8 package.)

| Pin No. | Symbol | Description |
|---------|--------|-------------|
| 1 (3) | $\overline{MR}$ | Manual Reset Input. $\overline{MR}$ can be driven from TTL/CMOS logic or from a manual Reset switch. This input, when floating, is internally pulled up to $V_{CC}$ with 50 k$\Omega$ resistor. |
| 2 (4) | $V_{CC}$ | Supply Voltage: C = 100 nF is recommended as a bypass capacitor between $V_{CC}$ and GND. |
| 3 (5) | GND | Ground Reference |
| 4 (6) | PFI | Power Fail Voltage Monitor Input. When PFI is less than 1.25 V, $\overline{PFO}$ goes low. Connect PFI to GND or $V_{CC}$ when not used. |
| 5 (7) | $\overline{PFO}$ | Power Fail Monitor Output. When PFI is less than 1.25 V, it goes low and sinks current. Otherwise, it remains high. |
| 6 (8) | NC | Non–connective Pin |
| 7 (1) | $\overline{RESET}$ | Active Low $\overline{RESET}$ can be triggered by $V_{CC}$ below the threshold level or by a low signal on $\overline{MR}$. It remains low for 200 ms (typ.) after $V_{CC}$ rises above the reset threshold. |
| 8 (2) | RESET | Active high RESET output the inverse of $\overline{RESET}$ one. |



Figure 2. MAX707/708 Series 1.60 V Reset
Output Sink Current vs. Output Voltage



Figure 3. MAX707/708 Series 1.60 V Reset
Output Source Current vs. Input Voltage



Figure 4. MAX707/708 Series 2.93 V Reset
Output Sink Current vs. Output Voltage



Figure 5. MAX707/708 Series 2.93 V Reset
Output Source Current vs. Input Voltage

Figure 6. MAX707/708 Series 4.90 V Reset
Output Sink Current vs. Output Voltage



Figure 7. MAX707/708 Series 4.90 V Reset
Output Source Current vs. Input Voltage



Figure 8. MAX707/708 Series 1.60 V Detector
Threshold Voltage vs. Temperature



Figure 10. MAX707/708 Series 2.93 V Detector
Threshold Voltage vs. Temperature



Figure 9. MAX707/708 Series 4.90 V Detector
Threshold Voltage vs. Temperature



Figure 11. MAX707/708 Series $V_{CC}$ Falling
Reset Delay vs. Temperature

## APPLICATIONS INFORMATION

**Microprocessor Reset**

To generate a processor reset, the manual Reset input allows different reset sources. A pushbutton switch can be one of these. It is effectively debounced by the 1.0 μs minimum reset pulse width. As $\overline{MR}$ is TTL/CMOS logic compatible, it can be driven by an external logic line.



**Figure 12. $\overline{RESET}$ and $\overline{MR}$ Timing**

**$V_{CC}$ Transient Rejection**

The MAX707/708 provides accurate $V_{CC}$ monitoring and reset timing during power−up, power−down, and brownout/sag conditions, and rejects negative glitches on the power supply line. Figure 13 shows the maximum transient duration vs. maximum negative excursion (overdrive) for glitch rejection. For a given overdrive, the point of the curve is the maximum width of the glitch allowed before the device generates a reset signal. Transient immunity can be improved by adding a capacitor (100 nF for example) in close proximity to the $V_{CC}$ pin of the MAX707/708.



**Figure 13. Maximum Transient Duration vs. Overdrive for Glitch Rejection at 25°C**

## RESET Signal Integrity During Power–Down

The MAX707/708 RESET output is valid until V_CC falls below 1.0 V. Then, the output becomes an open circuit and no longer sinks current. This means CMOS logic inputs of the µP will be floating at an undetermined voltage. Most digital systems are completely shutdown well above this voltage. However, in the case RESET must be maintained valid to V_CC = 0 V, a pull down resistor must be connected from RESET to ground to discharge stray capacitances and hold the output low (Figure 14). This resistor value, though not critical, should be chosen large enough not to load RESET and small enough to pull it to ground. R = 100 kΩ will be suitable for most applications.



**Figure 14. Ensuring RESET Valid to V_CC = 0 V**

## Interfacing with µPs with Bidirectional I/O Pins

Some µPs have bidirectional reset pins. If, for example, the RESET output is driven high and the µP wants to put it low, indeterminate logic level may result. This can be avoided by adding a 4.7 kΩ resistor in series with the output of the MAX707/708 (Figure 15). If there are other components in the system that require a reset signal, they should be buffered so as not to load the reset line. If the other

components are required to follow the reset I/O of the µP, the buffer should be connected as shown with the solid line.



**Figure 15. Interfacing to Bidirectional Reset I/O**

## Monitoring Additional Supply Levels

When connecting a voltage divider to PFI and adjusting it properly, you can monitor a voltage different than the unregulated DC one. As shown in Figure 16, to increase noise immunity, hysteresis may be added to the power–fail comparator just by a resistor between PFO and PFI. Not to unbalance the potential divider network, R3 should be 10 times the sum of the two resistors R1 and R2. If required, a capacitor between PFI and GND will reduce the sensitivity of the circuit to high–frequency noise on the line being monitored. The PFO output may be connected to MR input to generate a low level on the RESET when V_CC_1 drops out of tolerance. Thus a RESET is generated when one of the two voltages is below its threshold level.



$$V_L = 1.25 + R1 \times \left( \frac{1.25}{R2} + \frac{1.25 - V_{CC\_2}}{R3} \right)$$

$$V_H = 1.25 \times \left( 1 + R1 \times \left( \frac{R2 + R3}{R2 \times R3} \right) \right)$$

$$V_{HYS} = V_H - V_L = \frac{R1 \times V_{CC\_2}}{R3}$$

**Figure 16. Monitoring Additional Supply Levels**

**ORDERING INFORMATION**

| Device | Marking | Reset $V_{CC}$ Threshold (V) | Package | Shipping[†] |
|--------|---------|---------|---------|---------|
| MAX707ESA–T | S707 | 4.63 | SOIC–8 | 2500 Tape & Reel |
| MAX707ESA–TG | S707 | 4.63 | SOIC–8 (Pb–Free) | 2500 Tape & Reel |
| MAX708ESA–T | S708 | 4.38 | SOIC–8 | 2500 Tape & Reel |
| MAX708ESA–TG | S708 | 4.38 | SOIC–8 (Pb–Free) | 2500 Tape & Reel |
| MAX708RESA–T | S708R | 2.63 | SOIC–8 | 2500 Tape & Reel |
| MAX708RESA–TG | S708R | 2.63 | SOIC–8 (Pb–Free) | 2500 Tape & Reel |
| MAX708SESA–T | S708S | 2.93 | SOIC–8 | 2500 Tape & Reel |
| MAX708SESA–TG | S708S | 2.93 | SOIC–8 (Pb–Free) | 2500 Tape & Reel |
| MAX708TESA–T | S708T | 3.08 | SOIC–8 | 2500 Tape & Reel |
| MAX708TESA–TG | S708T | 3.08 | SOIC–8 (Pb–Free) | 2500 Tape & Reel |
| MAX707CUA–T | SAC | 4.63 | Micro8 | 4000 Tape & Reel |
| MAX707CUA–TG | SAC | 4.63 | Micro8 (Pb–Free) | 4000 Tape & Reel |
| MAX708CUA–T | SAD | 4.38 | Micro8 | 4000 Tape & Reel |
| MAX708CUA–TG | SAD | 4.38 | Micro8 (Pb–Free) | 4000 Tape & Reel |
| MAX708RCUA–T | SAG | 2.63 | Micro8 | 4000 Tape & Reel |
| MAX708RCUA–TG | SAG | 2.63 | Micro8 (Pb–Free) | 4000 Tape & Reel |
| MAX708SCUA–T | SAF | 2.93 | Micro8 | 4000 Tape & Reel |
| MAX708SCUA–TG | SAF | 2.93 | Micro8 (Pb–Free) | 4000 Tape & Reel |
| MAX708TCUA–T | SAE | 3.08 | Micro8 | 4000 Tape & Reel |
| MAX708TCUA–TG | SAE | 3.08 | Micro8 (Pb–Free) | 4000 Tape & Reel |

†For information on tape and reel specifications,including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MAX707, MAX708

## PACKAGE DIMENSIONS

**Micro8**
CASE 846A−02
ISSUE F



PIN 1 ID

⊕ | 0.08 (0.003) Ⓜ | T | B Ⓢ | A Ⓢ

SEATING PLANE

−T−  ⌒ | 0.038 (0.0015)

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. 846A−01 OBSOLETE, NEW STANDARD 846A−02.

| DIM | MILLIMETERS | | INCHES | |
|-----|-----|-----|-----|-----|
| | MIN | MAX | MIN | MAX |
| A | 2.90 | 3.10 | 0.114 | 0.122 |
| B | 2.90 | 3.10 | 0.114 | 0.122 |
| C | --- | 1.10 | --- | 0.043 |
| D | 0.25 | 0.40 | 0.010 | 0.016 |
| G | 0.65 BSC | | 0.026 BSC | |
| H | 0.05 | 0.15 | 0.002 | 0.006 |
| J | 0.13 | 0.23 | 0.005 | 0.009 |
| K | 4.75 | 5.05 | 0.187 | 0.199 |
| L | 0.40 | 0.70 | 0.016 | 0.028 |

## SOLDERING FOOTPRINT*



SCALE 8:1  $\left(\dfrac{mm}{inches}\right)$

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

**SOIC–8**
CASE 751–07
ISSUE AG

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

| DIM | MILLIMETERS | | INCHES | |
|-----|-----|-----|-----|-----|
| | MIN | MAX | MIN | MAX |
| A | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC | | 0.050 BSC | |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 ° | 8 ° | 0 ° | 8 ° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

### SOLDERING FOOTPRINT*

1.52 / 0.060

7.0 / 0.275

4.0 / 0.155

0.6 / 0.024

1.270 / 0.050

SCALE 6:1   $\left(\dfrac{mm}{inches}\right)$

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Micro8 is a trademark of International Rectifier.