## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

General Description

The MAX7313 ${ }^{2}$ C C-compatible serial interfaced peripheral provides microprocessors with 16 I/O ports. Each I/O port can be individually configured as either an open-drain current-sinking output rated at 50 mA and 5.5 V , or a logic input with transition detection. A 17th port can be used for transition detection interrupt, or as a general-purpose output. The outputs are capable of driving LEDs, or providing logic outputs with external resistive pullup up to 5.5 V .
PWM current drive is integrated with 8 bits of control. Four bits are global control and apply to all LED outputs to provide coarse adjustment of current from fully off to fully on with 14 intensity steps. Each output then has individual 4-bit control, which further divides the globally set current into 16 more steps. Alternatively, the current control can be configured as a single 8 -bit control that sets all outputs at once.
The MAX7313 is pin and software compatible with the MAX7311, PCA9535, and PCA9555.
Each output has independent blink timing with two blink phases. All LEDs can be individually set to be on or off during either blink phase, or to ignore the blink control. The blink period is controlled by a register.
The MAX7313 supports hot insertion. All port pins, the INT output, SDA, SCL, and the slave-address inputs ADO-2 remain high impedance in power-down ( $\mathrm{V}+=\mathrm{OV}$ ) with up to 6 V asserted upon them.
The MAX7313 is controlled through the 2 -wire ${ }^{2} \mathrm{C} /$ SMBus serial interface, and can be configured to any one of $64 I^{2} \mathrm{C}$ addresses.

## Applications

LCD Backlights
LED Status Indication
Portable Equipment
Keypad Backlights
RGB LED Drivers
Notebook Computers

Typical Application Circuit appears at end of data sheet.

- 400kbs, 2-Wire Serial Interface, 5.5V Tolerant - 2 V to 3.6 V Operation
- Overall 8-Bit PWM LED Intensity Control Global 16-Step Intensity Control Individual 16-Step Intensity Controls


## - Two-Phase LED Blinking

- High Output Current (50mA max Per Port)
- Outputs are 5.5 V -Rated Open Drain
- Supports Hot Insertion
- Inputs are Overvoltage Protected to 5.5V
- Transition Detection with Interrupt Output
- $1.2 \mu \mathrm{~A}$ (typ), $3.6 \mu \mathrm{~A}$ (max) Standby Current
- Small 4mm x 4mm TQFN Package
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Temperature Range
- All Ports Can Be Configured as Inputs or Outputs

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX7313ATG + | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 TQFN-EP* |
| MAX7313AEG + | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 QSOP |

+Denotes a lead (Pb)-free/RoHS-compliant package. *EP $=$ Exposed Pad.

Pin Configurations


Pin Configurations continued at end of data sheet.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

# 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection 

## ABSOLUTE MAXIMUM RATINGS

Voltage (with respect to GND)

V+..........................................................................-0.3V to +4 V
SCL, SDA, AD0, AD1, AD2, P0-P15 -0.3 V to +6 V
INT/O16. -0.3 V to +8 V
DC Current on P0-P15, INT/O16 ........................................... 55 mA
DC Current on SDA. .10 mA
Maximum GND Current ................................................................... 350 mA

Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
24-Pin QSOP (derate $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ over $+70^{\circ} \mathrm{C}$ ).............. 761 mW 24-TQFN (derate $20.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ over $+70^{\circ} \mathrm{C}$ ) .................. 1666 mW
Operating Temperature Range (TMIN to TMAX) $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Junction Temperature ..................................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$
Soldering Temperature (reflow) ....................................... $+260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(Typical Operating Circuit, $\mathrm{V}_{+}=2 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Voltage | V+ |  |  | 2 |  | 3.6 | V |
| Output Load External Supply Voltage | Vext |  |  | 0 |  | 5.5 | V |
| Standby Current (Interface Idle, PWM Disabled) | $I_{+}$ | SCL and SDA at $\mathrm{V}+$; other digital inputs at $\mathrm{V}+$ or GND; PWM intensity control disabled | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1.2 | 2.3 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\text {A }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 2.8 |  |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 3.6 |  |
| Supply Current (Interface Idle, PWM Enabled) | $I_{+}$ | SCL and SDA at $\mathrm{V}+$; other digital inputs at $\mathrm{V}+$ or GND; PWM intensity control enabled | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 8.5 | 15.1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\text {A }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 16.5 |  |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 17.2 |  |
| Supply Current (Interface Running, PWM Disabled) | $I_{+}$ | fSCL $=400 \mathrm{kHz}$; other digital inputs at $\mathrm{V}+$ or GND; PWM intensity control disabled | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 50 | 95.3 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 99.2 |  |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 102.4 |  |
| Supply Current (Interface Running, PWM Enabled) | $I_{+}$ | fSCL $=400 \mathrm{kHz}$; other digital inputs at $\mathrm{V}+$ or GND; PWM intensity control enabled | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 57 | 110.2 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 117.4 |  |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 122.1 |  |
| Input High Voltage <br> SDA, SCL, AD0, AD1, AD2, P0-P15 | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{gathered} 0.7 \times \\ V_{+} \end{gathered}$ |  |  | V |
| Input Low Voltage <br> SDA, SCL, AD0, AD1, AD2, P0-P15 | VIL |  |  |  |  | $\begin{gathered} 0.3 \times \\ V_{+} \end{gathered}$ | V |
| Input Leakage Current SDA, SCL, AD0, AD1, AD2, P0-P15 | IIH, IIL | Input = GND or V+ |  | -0.2 |  | +0.2 | $\mu \mathrm{A}$ |
| Input Capacitance SDA, SCL, AD0, AD1, AD2, P0-P15 |  |  |  |  | 8 |  | pF |

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

## ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, $\mathrm{V}_{+}=2 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage P0-P15, INT/O16 | Vol | $\mathrm{V}+=2 \mathrm{~V}, \mathrm{ISINK}=20 \mathrm{~mA}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.15 | 0.26 | V |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 0.3 |  |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 0.32 |  |
|  |  | $\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{ISINK}=20 \mathrm{~mA}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.13 | 0.23 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 0.26 |  |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 0.28 |  |
|  |  | $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{ISINK}=20 \mathrm{~mA}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.12 | 0.23 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 0.24 |  |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 0.26 |  |
| Output Low-Voltage SDA | VolsDA | ISINK $=6 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| PWM Clock Frequency | fpwm |  |  |  | 32 |  | kHz |

## TIMING CHARACTERISTICS

(Typical Operating Circuit, $\mathrm{V}+=2 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Clock Frequency | fSCL |  |  | 400 | kHz |
| Bus Free Time Between a STOP and a START Condition | tBUF |  | 1.3 |  | $\mu \mathrm{s}$ |
| Hold Time, Repeated START Condition | thD, STA |  | 0.6 |  | $\mu \mathrm{s}$ |
| Repeated START Condition Setup Time | tSU, STA |  | 0.6 |  | $\mu \mathrm{s}$ |
| STOP Condition Setup Time | tSu, STO |  | 0.6 |  | $\mu \mathrm{s}$ |
| Data Hold Time | thD, DAT | (Note 2) |  | 0.9 | $\mu \mathrm{s}$ |
| Data Setup Time | tSu, DAT |  | 180 |  | ns |
| SCL Clock Low Period | tLOW |  | 1.3 |  | $\mu \mathrm{s}$ |
| SCL Clock High Period | tHIGH |  | 0.7 |  | $\mu \mathrm{s}$ |
| Rise Time of Both SDA and SCL Signals, Receiving | tR | (Notes 3, 4) | $\begin{gathered} 20+ \\ 0.1 C_{b} \end{gathered}$ | 300 | ns |
| Fall Time of Both SDA and SCL Signals, Receiving | $\mathrm{tF}_{\text {F }}$ | (Notes 3, 4) | $\begin{gathered} 20+ \\ 0.1 C_{b} \end{gathered}$ | 300 | ns |
| Fall Time of SDA Transmitting | tF.TX | (Notes 2, 3, 5) | $\begin{gathered} 20+ \\ 0.1 C_{b} \end{gathered}$ | 250 | ns |
| Pulse Width of Spike Suppressed | tsp | (Notes 2, 6) | 50 |  | ns |
| Capacitive Load for Each Bus Line | $\mathrm{Cb}^{\text {b }}$ | (Notes 2, 3) |  | 400 | pF |

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

TIMING CHARACTERISTICS (continued)
(Typical Operating Circuit, $\mathrm{V}_{+}=2 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt Valid | tiv | Figure 10 |  | 6.5 | $\mu \mathrm{s}$ |
| Interrupt Reset | tIR | Figure 10 |  | 1 | $\mu \mathrm{s}$ |
| Output Data Valid | tDV | Figure 10 |  | 5 | $\mu \mathrm{s}$ |
| Input Data Setup Time | tDS | Figure 10 | 100 |  | ns |
| Input Data Hold Time | tD | Figure 10 | 1 |  | $\mu \mathrm{s}$ |

Note 1: All parameters tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by design.
Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to VIL of the SCL signal) to bridge the undefined region of SCL's falling edge.
Note 3: Guaranteed by design.
Note 4: $\mathrm{Cb}_{\mathrm{b}}=$ total capacitance of one bus line in pF . $\mathrm{t}_{\mathrm{R}}$ and $\mathrm{t}_{\mathrm{F}}$ measured between $0.3 \times \mathrm{V}_{\mathrm{DD}}$ and $0.7 \times \mathrm{V}_{\mathrm{DD}}$.
Note 5: ISINK $\leq 6 \mathrm{~mA} . \mathrm{C}_{\mathrm{b}}=$ total capacitance of one bus line in pF . $\mathrm{t}_{\mathrm{R}}$ and $\mathrm{tF}_{\mathrm{F}}$ measured between $0.3 \times \mathrm{V}_{\mathrm{DD}}$ and $0.7 \times \mathrm{V}_{\mathrm{DD}}$.
Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns .
( $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

STANDBY CURRENT vs. TEMPERATURE


SUPPLY CURRENT vs. TEMPERATURE (PWM DISABLED; fsCL $=400 \mathrm{kHz}$ )


SUPPLY CURRENT vs. TEMPERATURE (PWM ENABLED; fscl $=400 \mathrm{kHz}$ )


## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SCOPE SHOT OF 2 OUTPUT PORTS


PORT OUTPUT LOW VOLTAGE WITH 20mA LOAD CURRENT vs. TEMPERATURE


PWM CLOCK FREQUENCY vs. TEMPERATURE


## SCOPE SHOT OF 2 OUTPUT PORTS



SINK CURRENT vs. VoL


## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| QSOP | TQFN-EP |  |  |
| 1 | 22 | $\overline{\text { INT/O16 }}$ | Output Port. Open-drain output rated at $7 \mathrm{~V}, 50 \mathrm{~mA}$. Configurable as interrupt output or general-purpose output. |
| 21, 2, 3 | 18, 23, 24 | $\begin{gathered} \hline \text { AD0, AD1, } \\ \text { AD2 } \end{gathered}$ | Address Inputs. Sets device slave address. Connect to either GND, V+, SCL, or SDA to give 64 logic combinations. See Table 1. |
| 4-11, 13-20 | 1-8, 10-17 | P0-P15 | Input/Output Ports. P0-P15 are open-drain I/Os rated at $5.5 \mathrm{~V}, 50 \mathrm{~mA}$. |
| 12 | 9 | GND | Ground. Do not sink more than 350mA into the GND pin. |
| 22 | 19 | SCL | ${ }^{2} \mathrm{C}$-Compatible Serial Clock Input |
| 23 | 20 | SDA | $1^{2} \mathrm{C}-\mathrm{Compatible} \mathrm{Serial} \mathrm{Data} \mathrm{I/O}$ |
| 24 | 21 | V+ | Positive Supply Voltage. Bypass V+ to GND with a $0.047 \mu \mathrm{~F}$ ceramic capacitor. |
| - | - | EP | Exposed Pad (TQFN only). Internally connected to GND. Connect to a large analog ground plane to maximize thermal performance. Not intended to use as an electrical connection point. |


Figure 1. Simplified Schematic of I/O Ports

## Functional Overview

The MAX7313 is a general-purpose input/output (GPIO) peripheral that provides 16 I/O ports, P0-P15, controlled through an $\mathrm{I}^{2} \mathrm{C}$-compatible serial interface. A 17th output-only port, INT/O16, can be configured as an interrupt output or as a general-purpose output port. All output ports sink loads up to 50 mA connected to external supplies up to 5.5 V , independent of the

MAX7313's supply voltage. The MAX7313 is rated for a ground current of 350 mA , allowing all 17 outputs to sink 20 mA at the same time. Figure 1 shows the output structure of the MAX7313. The ports default to inputs on power-up.

Port Inputs and Transition Detection Input ports registers reflect the incoming logic levels of the port pins, regardless of whether the pin is defined

# 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection 

as an input or an output. Reading an input ports register latches the current-input logic level of the affected eight ports. Transition detection allows all ports configured as inputs to be monitored for changes in their logic status. The action of reading an input ports register samples the corresponding 8 port bits' input conditions. This sample is continuously compared with the actual input conditions. A detected change in input condition causes the INT/O16 interrupt output to go low, if configured as an interrupt output. The interrupt is cleared either automatically if the changed input returns to its original state, or when the appropriate input ports register is read.
The $\overline{\mathrm{INT}} / \mathrm{O} 16$ pin can be configured as either an interrupt output or as a 17th output port with the same static or blink controls as the other 16 ports (Table 4).

## Port Output Control and LED Blinking

The two blink phase 0 registers set the output logic levels of the 16 ports P0-P15 (Table 8). These registers control the port outputs if the blink function is disabled. A duplicate pair of registers, the blink phase 1 registers, are also used if the blink function is enabled (Table 9). In blink mode, the port outputs can be flipped between using the blink phase 0 registers and the blink phase 1 registers using software control (the blink flip flag in the configuration register) (Table 4).

## PWM Intensity Control

The MAX7313 includes an internal oscillator, nominally 32 kHz , to generate PWM timing for LED intensity control. PWM intensity control can be enabled on an out-put-by-output basis, allowing the MAX7313 to provide any mix of PWM LED drives and glitch-free logic outputs (Table 10). PWM can be disabled entirely, in which case all output ports are static and the MAX7313 operating current is lowest because the internal oscillator is turned off.

PWM intensity control uses a 4-bit master control and 4 bits of individual control per output (Tables 13, 14). The 4-bit master control provides 16 levels of overall intensity control, which applies to all PWM-enabled output ports. The master control sets the maximum pulse width from $1 / 15$ to $15 / 15$ of the PWM time period. The individual settings comprise a 4-bit number further reducing the duty cycle to be from 1/16 to 15/16 of the time window set by the master control.
For applications requiring the same PWM setting for all output ports, a single global PWM control can be used instead of all the individual controls to simplify the control software and provide 240 steps of intensity control (Tables 10 and 13).

## Standby Mode

When the serial interface is idle and the PWM intensity control is unused, the MAX7313 automatically enters standby mode. If the PWM intensity control is used, the operating current is slightly higher because the internal PWM oscillator is running. When the serial interface is active, the operating current also increases because the MAX7313, like all $I^{2} \mathrm{C}$ slaves, has to monitor every transmission.

## Serial Interface

## Serial Addressing

The MAX7313 operates as a slave that sends and receives data through an $I^{2} \mathrm{C}$-compatible 2 -wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX7313 and generates the SCL clock that synchronizes the data transfer (Figure 2).
The MAX7313 SDA line operates as both an input and an open-drain output. A pullup resistor, typically $4.7 \mathrm{k} \Omega$, is required on SDA. The MAX7313 SCL line operates
$\qquad$



Figure 2. 2-Wire Serial Interface Timing Details

# 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection 

only as an input. A pullup resistor, typically $4.7 \mathrm{k} \Omega$, is required on SCL if there are multiple masters on the 2wire interface, or if the master in a single-master system has an open-drain SCL output.
Each transmission consists of a START condition (Figure 3) sent by a master, followed by the MAX7313 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition (Figure 3).

START and STOP Conditions
Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA


Figure 3. START and STOP Conditions


Figure 4. Bit Transfer


Figure 5. Acknowledge
from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 3).

## Bit Transfer

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 4).

## Acknowledge

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 5). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse so the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7313, the device generates the acknowledge bit because the MAX7313 is the recipient. When the MAX7313 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

Slave Address
The MAX7313 has a 7 -bit long slave address (Figure 6). The eighth bit following the 7-bit slave address is the R/W bit. The R/W bit is low for a write command, high for a read command.
The slave address bits A6 through A0 are selected by the address inputs AD0, AD1, and AD2. These pins can be connected to GND, V+, SDA, or SCL. The MAX7313 has 64 possible slave addresses (Table 1) and, therefore, a maximum of 64 MAX7313 devices can be controlled independently from the same interface.

Message Format for Writing the MAX7313
A write to the MAX7313 comprises the transmission of the MAX7313's slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which register of the MAX7313 is to be written to by the next byte, if received (Table 2). If a STOP condition is detected after the command byte is received, then the MAX7313 takes no further action beyond storing the command byte.


Figure 6. Slave Address

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

Table 1. MAX7313 ${ }^{2}{ }^{2} \mathrm{C}$ Slave Address Map

| PIN AD2 | PIN AD1 | PIN ADO | DEVICE ADDRESS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| GND | SCL | GND | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| GND | SCL | V+ | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| GND | SDA | GND | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| GND | SDA | V+ | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| V+ | SCL | GND | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| V+ | SCL | V+ | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| V+ | SDA | GND | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| V+ | SDA | V+ | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| GND | SCL | SCL | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| GND | SCL | SDA | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| GND | SDA | SCL | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| GND | SDA | SDA | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| V+ | SCL | SCL | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| V+ | SCL | SDA | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| V+ | SDA | SCL | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| V+ | SDA | SDA | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| GND | GND | GND | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| GND | GND | V+ | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| GND | V+ | GND | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| GND | V+ | V+ | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| V+ | GND | GND | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| V+ | GND | V+ | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| V+ | V+ | GND | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| V+ | V+ | V+ | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| GND | GND | SCL | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| GND | GND | SDA | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| GND | V+ | SCL | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| GND | V+ | SDA | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| V+ | GND | SCL | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| V+ | GND | SDA | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| V+ | V+ | SCL | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| V+ | V+ | SDA | 0 | 1 | 0 | 1 | 1 | 1 | 1 |

## 16-Port I/O Expander with LED Intensity <br> Control, Interrupt, and Hot-Insertion Protection

Table 1. MAX7313 I2C Slave Address Map (continued)

| PIN AD2 | PIN AD1 | PIN ADO | DEVICE ADDRESS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| SCL | SCL | GND | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| SCL | SCL | V+ | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| SCL | SDA | GND | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| SCL | SDA | V+ | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| SDA | SCL | GND | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| SDA | SCL | V+ | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| SDA | SDA | GND | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| SDA | SDA | V+ | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| SCL | SCL | SCL | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| SCL | SCL | SDA | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| SCL | SDA | SCL | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| SCL | SDA | SDA | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| SDA | SCL | SCL | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| SDA | SCL | SDA | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| SDA | SDA | SCL | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| SDA | SDA | SDA | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| SCL | GND | GND | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| SCL | GND | V+ | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| SCL | V+ | GND | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| SCL | V+ | V+ | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| SDA | GND | GND | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| SDA | GND | V+ | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| SDA | V+ | GND | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| SDA | V+ | V+ | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| SCL | GND | SCL | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| SCL | GND | SDA | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| SCL | V+ | SCL | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| SCL | V+ | SDA | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| SDA | GND | SCL | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| SDA | GND | SDA | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| SDA | V+ | SCL | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| SDA | V+ | SDA | 1 | 1 | 0 | 1 | 1 | 1 | 1 |

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection



Figure 7. Command Byte Received


Figure 8. Command and Single Data Byte Received


Figure 9. n Data Bytes Received

Any bytes received after the command byte are data bytes. The first data byte goes into the internal register of the MAX7313 selected by the command byte (Figure 8). If multiple data bytes are transmitted before a STOP condition is detected, these bytes are generally stored in subsequent MAX7313 internal registers because the command byte address autoincrements (Table 2). A diagram of a write to the output ports registers (blink phase 0 registers or blink phase 1 registers) is given in Figure 10.

Message Format for Reading
The MAX7313 is read using the MAX7313's internally stored command byte as an address pointer the same way the stored command byte is used as an address pointer for a write. The pointer autoincrements after each data byte is read using the same rules as for a write (Table 2). Thus, a read is initiated by first configuring the MAX7313's command byte by performing a write (Figure 7). The master can now read $n$ consecu-
tive bytes from the MAX7313 with the first data byte being read from the register addressed by the initialized command byte. When performing read-after-write verification, remember to reset the command byte's address because the stored command byte address has been autoincremented after the write (Table 2). A diagram of a read from the input ports registers is shown in Figure 10 reflecting the states of the ports.

## Operation with Multiple Masters

If the MAX7313 is operated on a 2-wire interface with multiple masters, a master reading the MAX7313 should use a repeated start between the write, which sets the MAX7313's address pointer, and the read(s) that takes the data from the location(s) (Table 2). This is because it is possible for master 2 to take over the bus after master 1 has set up the MAX7313's address pointer but before master 1 has read the data. If master 2 subsequently changes the MAX7313's address pointer, then master 1 's delayed read can be from an unexpected location.

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

WRITE TO OUTPUT PORTS REGISTERS (BLINK PHASE 0 REGISTERS/BLINK PHASE 1 REGISTERS)


## READ FROM INPUT PORTS REGISTERS



INTERRUPT VALID/RESET


Figure 10. Read, Write, and Interrupt Timing Diagrams

## Command Address Autoincrementing

The command address stored in the MAX7313 circulates around grouped register functions after each data byte is written or read (Table 2).

## Device Reset

If a device reset input is needed, consider the MAX7314. The MAX7314 includes a RST input, which clears any transaction to or from the MAX7314 on the serial interface and configures the internal registers to the same state as a power-up reset.

## Detailed Description

## Initial Power-Up

On power-up all control registers are reset and the MAX7313 enters standby mode (Table 3). Power-up status makes all ports into inputs and disables both the PWM oscillator and blink functionality.

## Configuration Register

The configuration register is used to configure the PWM intensity mode, interrupt, and blink behavior, operate the INT/O16 output, and read back the interrupt status (Table 4).

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

## Table 2. Register Address Map

| REGISTER | ADDRESS CODE <br> (HEX) | AUTOINCREMENT <br> ADDRESS |
| :---: | :---: | :---: |
| Read input ports P7-P0 | $0 \times 00$ | $0 \times 01$ |
| Read input ports P15-P8 | $0 \times 01$ | $0 \times 00$ |
| Blink phase 0 outputs P7-P0 | $0 \times 02$ | $0 \times 03$ |
| Blink phase 0 outputs P15-P8 | $0 \times 03$ | $0 \times 02$ |
| Ports configuration P7-P0 | $0 \times 06$ | $0 \times 07$ |
| Ports configuration P15-P8 | $0 \times 07$ | $0 \times 06$ |
| Blink phase 1 outputs P7-P0 | $0 \times 0 \mathrm{~A}$ | $0 \times 0 \mathrm{~B}$ |
| Blink phase 1 outputs P15-P8 | $0 \times 0 \mathrm{~B}$ | $0 \times 0 \mathrm{~A}$ |
| Master, O16 intensity | $0 \times 0 \mathrm{E}$ | $0 \times 0 \mathrm{~m}$ |
| Configuration | $0 \times 0 \mathrm{n}$ | change) |
| Outputs intensity P1, P0 | $0 \times 10$ | $0 \times 0 \mathrm{~F}$ |
| Outputs intensity P3, P2 | $0 \times 11$ | $0 \times 11$ |
| Outputs intensity P5, P4 | $0 \times 12$ | $0 \times 12$ |
| Outputs intensity P7, P6 | $0 \times 13$ | $0 \times 13$ |
| Outputs intensity P9, P8 | $0 \times 14$ | $0 \times 14$ |
| Outputs intensity P11, P10 | $0 \times 15$ | $0 \times 15$ |
| Outputs intensity P13, P12 | $0 \times 16$ | $0 \times 16$ |
| Outputs intensity P15, P14 | $0 \times 17$ | $0 \times 17$ |

Ports Configuration
The 16 I/O ports P0 through P15 can be configured to any combination of inputs and outputs using the ports configuration registers (Table 5). The INT/O16 output can also be configured as an extra general-purpose output using the configuration register (Table 4).

## Input Ports

 The input ports registers are read only (Table 6). They reflect the incoming logic levels of the ports, regardless of whether the port is defined as an input or an output by the ports configuration registers. Reading an input ports register latches the current-input logic level of the affected eight ports. A write to an input ports register is ignored.
## Transition Detection

All ports configured as inputs are always monitored for changes in their logic status. The action of reading an input ports register or writing to the configuration register samples the corresponding 8 port bits' input condition (Tables 4, 6). This sample is continuously compared with the actual input conditions. A detected change in input condition causes an interrupt condition. The interrupt is cleared either automatically if the changed input returns to its original state, or when the appropriate input ports register is read, updating the
compared data (Figure 10). Randomly changing a port from an output to an input may cause a false interrupt to occur if the state of the input does not match the content of the appropriate input ports register. The interrupt status is available as the interrupt flag $\overline{\mathrm{NT}}$ in the configuration register (Table 4).
The input status of all ports are sampled immediately after power-up as part of the MAX7313's internal initialization, so if all the ports are pulled to valid logic levels at that time an interrupt does not occur at power-up.

## INT/O16 Output

The $\overline{\mathrm{NT}} / \mathrm{O} 16$ output pin can be configured as either the INT output that reflects the interrupt flag logic state or as a general-purpose output O16. When used as a general-purpose output, the INT/O16 pin has the same blink and PWM intensity control capabilities as the other ports.
Set the interrupt enable I bit in the configuration register to configure $\overline{\mathrm{INT}} / \mathrm{O} 16$ as the INT output (Table 4). Clear interrupt enable to configure $\overline{1 N T} / \mathrm{O} 16$ as the O16. O16 logic state is set by the 2 bits O 1 and O 0 in the configuration register. O16 follows the rules for blinking selected by the blink enable flag $E$ in the configuration register. If blinking is disabled, then interrupt output control O0 alone sets the logic state of the INT/O16 pin.

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

## Table 3. Power-Up Configuration

| REGISTER FUNCTION | POWER-UP CONDITION | ADDRESS CODE (HEX) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Blink phase 0 outputs P7-P0 | High-impedance outputs | 0x02 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Blink phase 0 outputs P15-P8 | High-impedance outputs | 0x03 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Ports configuration P7-P0 | Ports P7-P0 are inputs | 0x06 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Ports configuration P15-P8 | Ports P15-P8 are inputs | 0x07 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Blink phase 1 outputs P7-P0 | High-impedance outputs | $0 \times 0 \mathrm{~A}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Blink phase 1 outputs P15-P8 | High-impedance outputs | 0x0B | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Master, O16 intensity | PWM oscillator is disabled; O16 is static logic output | 0x0E | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| Configuration | $\overline{\mathrm{INT}} / \mathrm{O} 16$ is interrupt output; blink is disabled; global intensity is enabled | 0x0F | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| Outputs intensity P1, P0 | P1, P0 are static logic outputs | $0 \times 10$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Outputs Intensity P3, P2 | P3, P2 are static logic outputs | $0 \times 11$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Outputs intensity P5, P4 | P5, P4 are static logic outputs | $0 \times 12$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Outputs intensity P7, P6 | P7, P6 are static logic outputs | $0 \times 13$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Outputs intensity P9, P8 | P9, P8 are static logic outputs | $0 \times 14$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Outputs intensity P11, P10 | P11, P10 are static logic outputs | $0 \times 15$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Outputs intensity P13, P12 | P13, P12 are static logic outputs | $0 \times 16$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Outputs intensity P15, P14 | P15, P14 are static logic outputs | $0 \times 17$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 4. Configuration Register

| REGISTER | R/W | $\begin{aligned} & \text { ADDRESS } \\ & \text { CODE } \\ & \text { (HEX) } \end{aligned}$ | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| CONFIGURATION |  | 0x0F |  | \| |  |  |  |  |  |  |
| Write device configuration | 0 |  | INT | X | 01 | 00 | I | G | B | E |
| Read back device configuration | 1 |  |  | 0 |  |  |  |  |  |  |
| Disable blink | - |  | X | X | X | X | X | X | X | 0 |
| Enable blink | - |  | X | X | X | X | X | X | X | 1 |
| Flip blink register (see text) | - |  | X | X | X | X | X | X | 0 | 1 |
|  | - |  | X | X | X | X | X | X | 1 | 1 |

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

Table 4. Configuration Register (continued)

| REGISTER | R/W | ADDRESS CODE (HEX) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| CONFIGURATION |  | 0x0F |  | 1 |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{n} \\ & \underset{\sim}{x} \\ & \underset{\sim}{x} \\ & \underset{\sim}{w} \\ & \underset{\sim}{u} \end{aligned}$ |  |  |  |
| Write device configuration | 0 |  | $\overline{\text { INT }}$ | X | 01 | 00 | I | G | B | E |
| Read back device configuration | 1 |  |  | 0 |  |  |  |  |  |  |
| Disable global intensity control-intensity is set by registers $0 \times 10-0 \times 17$ for ports P0 through P15 when configured as outputs, and by D3-D0 of register 0x0E for $\overline{\mathrm{INT}} / \mathrm{O} 16$ when $\overline{\mathrm{NT}} / \mathrm{O} 16$ pin is configured as an output port | - |  | X | X | X | X | X | 0 | X | X |
| Enable global intensity control-intensity for all ports configured as outputs is set by D3-D0 of register 0x0E | - |  | X | X | X | X | X | 1 | X | X |
| Disable data change interrupt- $\overline{\mathrm{INT}} / \mathrm{O} 16$ output is controlled by the O 0 and O 1 bits | - |  | X | X | X | X | 0 | X | X | X |
| Enable data change interrupt-- $\overline{\mathrm{INT}} / \mathrm{O} 16$ output is controlled by port input data change | - |  | X | X | X | X | 1 | X | X | X |
| $\overline{\mathrm{INT}} / \mathrm{O} 16$ output is low (blink is disabled) | - |  | X | X | X | 0 | 0 | X | X | 0 |
| $\overline{\mathrm{INT} / O 16 ~ o u t p u t ~ i s ~ h i g h ~ i m p e d a n c e ~(b l i n k ~}$ is disabled) | - |  | X | X | X | 1 | 0 | X | X | 0 |
| $\overline{\text { INT/O16 output is low during blink phase } 0}$ | - |  | X | X | X | 0 | 0 | X | X | 1 |
| $\overline{\text { INT/O16 output is high impedance during }}$ blink phase 0 | - |  | X | X | X | 1 | 0 | X | X | 1 |
| $\overline{\text { INT/O16 output is low during blink phase } 1}$ | - |  | X | X | 0 | X | 0 | X | X | 1 |
| $\overline{\text { INT/O16 }}$ output is high impedance during blink phase 1 | - |  | X | X | 1 | X | 0 | X | X | 1 |
| Read-back data change interrupt status -data change is not detected, and $\overline{\mathrm{INT}} / \mathrm{O} 16$ output is high when interrupt enable (I bit) is set | 1 |  | 0 | 0 | X | X | X | X | X | X |
| Read-back data change interrupt status -data change is detected, and INT/O16 output is low when interrupt enable (I bit) is set | 1 |  | 1 | 0 | X | X | X | X | X | X |

[^0]
# 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection 

## Table 5. Ports Configuration Registers

| REGISTER | R/W | ADDRESS CODE (HEX) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Ports configuration P7-P0 (1 = input, 0 = output) | 0 | $0 \times 06$ | OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OPO |
| Read back ports configuration P7-P0 | 1 |  |  |  |  |  |  |  |  |  |
| Ports configuration P15-P8 (1 = input, 0 = output) | 0 | 0x07 | OP15 | OP14 | OP13 | OP12 | OP11 | OP10 | OP9 | OP8 |
| Read back ports configuration P15-P8 | 1 |  |  |  |  |  |  |  |  |  |

## Table 6. Input Ports Registers

| REGISTER | R/W | $\begin{gathered} \text { ADDRESS } \\ \text { CODE } \\ \text { (HEX) } \\ \hline \end{gathered}$ | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read input ports P7-P0 | 1 | $0 \times 00$ | IP7 | IP6 | IP5 | IP4 | IP3 | IP2 | IP1 | IPO |
| Read input ports P15-P8 | 1 | 0x01 | IP15 | IP14 | IP13 | IP12 | IP11 | IP10 | IP9 | IP8 |

If blinking is enabled, then both interrupt output controls O0 and O1 set the logic state of the INT/O16 pin according to the blink phase. PWM intensity control for O16 is set by the 4 global intensity bits in the master and O 16 intensity register (Table 13).

## Blink Mode

In blink mode, the output ports can be flipped between using either the blink phase 0 registers or the blink phase 1 registers. Flip control is by software control (the blink flip flag B in the configuration register) (Table 4). If hardware flip control is needed, consider the MAX7314, which includes a BLINK input, as well as software control.
The blink function can be used for LED effects by programming different display patterns in the two sets of output port registers, and using the software or hardware controls to flip between the patterns.
If the blink phase 1 registers are written with 0xFF, then the BLINK input can be used as a hardware disable to, for example, instantly turn off an LED pattern programmed into the blink phase 0 registers. This technique can be further extended by driving the BLINK input with a PWM signal to modulate the LED current to provide fading effects.
The blink mode is enabled by setting the blink enable flag E in the configuration register (Table 4). When blink mode is enabled, the state of the blink flip flag sets the phase, and the output ports are set by either the blink phase 0 registers or the blink phase 1 registers (Table 7).

The blink mode is disabled by clearing the blink enable flag E in the configuration register (Table 4). When blink mode is disabled, the state of the blink flip flag is ignored, and the blink phase 0 registers alone control the output ports.

Blink Phase Registers
When the blink function is disabled, the two blink phase 0 registers set the logic levels of the 16 ports (PO through P15) when configured as outputs (Table 8). A duplicate pair of registers called the blink phase 1 registers are also used if the blink function is enabled (Table 9). A logic high sets the appropriate output port high impedance, while a logic low makes the port go low.
Reading a blink phase register reads the value stored in the register, not the actual port condition. The port output itself may or may not be at a valid logic level, depending on the external load connected.

## Table 7. Blink Controls

| BLINK <br> ENABLE <br> FLAG E | BLINK <br> FLIP <br> FLAG B | BLINK <br> FUNCTION | OUTPUT <br> REGISTERS <br> USED |
| :---: | :---: | :---: | :---: |
| 0 | X | Disabled | Blink phase 0 <br> registers |
| 1 | 0 | Enabled | Blink phase 0 <br> registers |
|  | 1 |  |  |

[^1]
# 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection 

The 17th output, O16, is controlled through 2 bits in the configuration register, which provide the same static or blink control as the other 16 output ports.

## PWM Intensity Control

The MAX7313 includes an internal oscillator, nominally 32 kHz , to generate PWM timing for LED intensity control or other applications such as PWM trim DACs. PWM can be disabled entirely for all the outputs. In this case, all outputs are static and the MAX7313 operating current is lowest because the internal PWM oscillator is turned off.
The MAX7313 can be configured to provide any combination of PWM outputs and glitch-free logic outputs. Each PWM output has an individual 4-bit intensity control (Table 14). When all outputs are to be used with the same PWM setting, the outputs can be controlled together instead using the global intensity control (Table 13). Table 10 shows how to set up the MAX7313 to suit a particular application.

## PWM Timing

The PWM control uses a 240-step PWM period, divided into 15 master intensity timeslots. Each master intensity timeslot is divided further into 16 PWM cycles (Figure 11).
The master intensity operates as a gate, allowing the individual output settings to be enabled from 1 to 15 timeslots per PWM period (Figures 12, 13, 14) (Table 13).

Each output's individual 4-bit intensity control only operates during the number of timeslots gated by the master intensity. The individual controls provide 16 intensity settings from 1/16 through 16/16 (Table 14).
Figures 15, 16, and 17 show examples of individual intensity control settings. The highest value an individual or global setting can be set to is $16 / 16$. This setting forces the output to ignore the master control, and follow the logic level set by the appropriate blink phase register bit. The output becomes a glitch-free static output with no PWM.

Using PWM Intensity Controls with Blink Disabled When blink is disabled (Table 7), the blink phase 0 registers specify each output's logic level during the PWM on-time (Table 8). The effect of setting an output's blink phase 0 register bit to 0 or 1 is shown in Table 11. With its output bit set to zero, an LED can be controlled with 16 intensity settings from $1 / 16$ th duty through fully on, but cannot be turned fully off using the PWM intensity control. With its output bit set to 1 , an LED can be controlled with 16 intensity settings from fully off through 15/16th duty.

Using PWM Intensity Controls with Blink Enabled When blink is enabled (Table 7), the blink phase 0 registers and blink phase 1 registers specify each output's logic level during the PWM on-time during the respective

## Table 8. Blink Phase 0 Registers

| REGISTER | R/W | ADDRESS CODE (HEX) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Write outputs P7-P0 phase 0 | 0 | $0 \times 02$ | OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OPO |
| Read back outputs P7-P0 phase 0 | 1 |  |  |  |  |  |  |  |  |  |
| Write outputs P15-P8 phase 0 | 0 | $0 \times 03$ | OP15 | OP14 | OP13 | OP12 | OP11 | OP10 | OP9 | OP8 |
| Read back outputs P15-P8 phase 0 | 1 |  |  |  |  |  |  |  |  |  |

Table 9. Blink Phase 1 Registers

| REGISTER | R/W | ADDRESSCODE(HEX) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Write outputs P7-P0 phase 1 | 0 | 0x0A | OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OPO |
| Read back outputs P7-P0 phase 1 | 1 |  |  |  |  |  |  |  |  |  |
| Write outputs P15-P8 phase 1 | 0 | $0 \times 03$ | OP15 | OP14 | OP13 | OP12 | OP11 | OP10 | OP9 | OP8 |
| Read back outputs P15-P8 phase 1 | 1 |  |  |  |  |  |  |  |  |  |

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

## Table 10. PWM Application Scenarios

| APPLICATION | RECOMMENDED CONFIGURATION |
| :---: | :---: |
| All outputs static without PWM | Set the master, O16 intensity register $0 \times 0 \mathrm{E}$ to any value $0 \times 00$ to $0 \times 0 \mathrm{~F}$. The global intensity G bit in the configuration register is don't care. The output intensity registers $0 \times 10$ through $0 \times 17$ are don't care. |
| A mix of static and PWM outputs, with PWM outputs using different PWM settings | Set the master, O16 intensity register $0 \times 0 \mathrm{E}$ to any value from $0 \times 10$ to $0 \times F F$. <br> Clear global intensity G bit to 0 in the configuration register to disable global intensity control. <br> For the static outputs, set the output intensity value to $0 \times F$. <br> For the PWM outputs, set the output intensity value in the range $0 \times 0$ to $0 \times E$. |
| A mix of static and PWM outputs, with PWM outputs all using the same PWM setting | As above. Global intensity control cannot be used with a mix of static and PWM outputs, so write the individual intensity registers with the same PWM value. |
| All outputs PWM using the same PWM setting | Set the master, O16 intensity register 0x0E to any value except from $0 \times 10$ to $0 \times F F$. Set global intensity $G$ bit to 1 in the configuration register to enable global intensity control. <br> The master, O16 intensity register 0x0E is the only intensity register used. <br> The output intensity registers $0 \times 10$ through $0 \times 17$ are don't care. |



Figure 11. PWM Timing


Figure 12. Master Set to 1/15

Figure 14. Master Set to 15/15


Figure 13. Master Set to 14/15

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection



Figure 15. Individual (or Global) Set to 1/16


Figure 16. Individual (or Global) Set to 15/16


Figure 17. Individual (or Global) Set to 16/16

## Table 11. PWM Intensity Settings (Blink Disabled)

| OUTPUT (OR GLOBAL) INTENSITY SETTING | PWM DUTY CYCLE OUTPUT BLINK PHASE 0 REGISTER BIT $=0$ |  | LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT $=0$ (LED IS ON WHEN OUTPUT IS LOW) | PWM DUTY CYCLE OUTPUT BLINK PHASE 0 REGISTER BIT = 1 |  | LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 1 (LED IS ON WHEN OUTPUT IS LOW) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LOW TIME | HIGH TIME |  | LOW TIME | HIGH TIME |  |
| $0 \times 0$ | 1/16 | 15/16 | Lowest PWM intensity | 15/16 | 1/16 | Highest PWM intensity |
| $0 \times 1$ | 2/16 | 14/16 |  | 14/16 | 2/16 |  |
| 0x2 | 3/16 | 13/16 |  | 13/16 | 3/16 |  |
| $0 \times 3$ | 4/16 | 12/16 |  | 12/16 | 4/16 |  |
| 0x4 | 5/16 | 11/16 |  | 11/16 | 5/16 |  |
| 0x5 | 6/16 | 10/16 |  | 10/16 | 6/16 |  |
| 0x6 | 7/16 | 9/16 |  | 9/16 | 7/16 |  |
| 0x7 | 8/16 | 8/16 |  | 8/16 | 8/16 |  |
| 0x8 | 9/16 | 7/16 |  | 7/16 | 9/16 |  |
| 0x9 | 10/16 | 6/16 |  | 6/16 | 10/16 |  |
| 0xA | 11/16 | 5/16 |  | 5/16 | 11/16 |  |
| 0xB | 12/16 | 4/16 |  | 4/16 | 12/16 |  |
| 0xC | 13/16 | 3/16 |  | 3/16 | 13/16 |  |
| 0xD | 14/16 | 2/16 |  | 2/16 | 14/16 |  |
| 0xE | 15/16 | 1/16 | Highest PWM intensity | 1/16 | 15/16 | Lowest PWM intensity |
| 0xF | Static low | Static low | Full intensity, no PWM (LED on continuously) | Static high impedance | Static high impedance | LED off continuously |

# 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection 

blink phases (Tables 8 and 9). The effect of setting an output's blink phase $\times$ register bit to 0 or 1 is shown in Table 12. LEDs can be flipped between either directly on and off, or between a variety of high/low PWM intensities.

Global/O16 Intensity Control The 4 bits used for output O16's PWM individual intensity setting also double as the global intensity control (Table 13). Global intensity simplifies the PWM settings when the application requires them all to be the same, such as for backlight applications, by replacing the 17 individual settings with 1 setting. Global intensity is enabled with the Global Intensity flag G in the configuration register (Table 4). When global PWM control is used, the 4 bits of master intensity and 4 bits of global intensity effectively combine to provide an 8 bit, 240step intensity control applying to all outputs.
It is not possible to apply global PWM control to a subset of the ports, and use the others as logic outputs. To mix static logic outputs and PWM outputs, individual PWM control must be selected (Table 10).

## Applications Information

## Hot Insertion

I/O ports P0-P15, interrupt output INT/016, and serial interface SDA, SCL, AD0-2 remain high impedance with up to 6V asserted on them when the MAX7313 is powered down ( $\mathrm{V}+=0 \mathrm{~V}$ ). The MAX7313 can therefore be used in hot-swap applications.

## Output Level Translation

The open-drain output architecture allows the ports to level translate the outputs to higher or lower voltages than the MAX7313 supply. An external pullup resistor can be used on any output to convert the high-impedance logic-high condition to a positive voltage level. The resistor can be connected to any voltage up to 5.5 V . For interfacing CMOS inputs, a pullup resistor value of $220 \mathrm{k} \Omega$ is a good starting point. Use a lower resistance to improve noise immunity, in applications where power consumption is less critical, or where a faster rise time is needed for a given capacitive load.

## Table 12. PWM Intensity Settings (Blink Enabled)

| OUTPUT (OR GLOBAL) INTENSITY SETTING | ```PWM DUTY CYCLE OUTPUT BLINK PHASE X REGISTER BIT = 0``` |  | ```PWM DUTY CYCLE OUTPUT BLINK PHASE X REGISTER BIT = 1``` |  | EXAMPLES OF LED BLINK BEHAVIOR (LED IS ON WHEN OUTPUT IS LOW) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | BLINK PHASE 0 REGISTER BIT = 0 | BLINK PHASE 0 REGISTER BIT = 1 |
|  | LOW <br> TIME | HIGH TIME |  |  | LOW <br> TIME | HIGH TIME | BLINK PHASE 1 REGISTER BIT = 1 | BLINK PHASE 1 REGISTER BIT $=0$ |
| $0 \times 0$ | 1/16 | 15/16 | 15/16 | 1/16 | Phase 0: LED on at low intensity <br> Phase 1: LED on at high intensity | Phase 0: LED on at high intensity Phase 1: LED on at low intensity |
| $0 \times 1$ | 2/16 | 14/16 | 14/16 | 2/16 |  |  |
| 0x2 | 3/16 | 13/16 | 13/16 | 3/16 |  |  |
| 0x3 | 4/16 | 12/16 | 12/16 | 4/16 |  |  |
| 0x4 | 5/16 | 11/16 | 11/16 | 5/16 |  |  |
| 0x5 | 6/16 | 10/16 | 10/16 | 6/16 |  |  |
| 0x6 | 7/16 | 9/16 | 9/16 | 7/16 |  |  |
| 0x7 | 8/16 | 8/16 | 8/16 | 8/16 | Output is half intensity during both blink phases |  |
| 0x8 | 9/16 | 7/16 | 7/16 | 9/16 | Phase 0: LED on at high intensity <br> Phase 1: LED on at low intensity | Phase 0: LED on at low intensity Phase 1: LED on at high intensity |
| 0x9 | 10/16 | 6/16 | 6/16 | 10/16 |  |  |
| 0xA | 11/16 | 5/16 | 5/16 | 11/16 |  |  |
| 0xB | 12/16 | 4/16 | 4/16 | 12/16 |  |  |
| 0xC | 13/16 | 3/16 | 3/16 | 13/16 |  |  |
| 0xD | 14/16 | 2/16 | 2/16 | 14/16 |  |  |
| 0xE | 15/16 | 1/16 | 1/16 | 15/16 |  |  |
| 0xF | Static low | Static low | Static high impedance | Static high impedance | Phase 0: LED on continuously <br> Phase 1: LED off continuously | Phase 0: LED off continuously <br> Phase 1: LED on continuously |

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

Table 13. Master, 016 Intensity Register


## Compatibility with MAX7311

The MAX7313 is pin compatible and software compatible with the standard register structure used by MAX7311, PCA9535, and PCA9555. However, some MAX7311 functions are not implemented in the MAX7313, and the MAX7313's PWM and blink functionality is not supported in the MAX7311. Software compatibility is clearly not $100 \%$, but the MAX7313 was designed so the subset (omitted) features default to the same power-up behavior as the MAX7311, PCA9535, and PCA9555, and superset features do not use existing registers in a different way. In practice, many applications can use the MAX7313 as a drop-in replacement for the MAX7311.

## Driving LED Loads

When driving LEDs, a resistor in series with the LED must be used to limit the LED current to no more than

50 mA . Choose the resistor value according to the following formula:
RLED = (VSUPPLY - VLEd - VoL) / ILED
where:
RLED is the resistance of the resistor in series with the LED ( $\Omega$ ).
VSUPPLY is the supply voltage used to drive the LED (V). VLED is the forward voltage of the LED (V).
VOL is the output low voltage of the MAX7313 when sinking ILED (V).
ILED is the desired operating current of the LED (A).
For example, to operate a 2.2 V red LED at 14 mA from a 5 V supply, RLED $=(5-2.2-0.25) / 0.014=182 \Omega$.

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

## Table 14. Output Intensity Registers



## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

Table 14. Output Intensity Registers (continued)

| REGISTER | R/W | ADDRESS CODE (HEX) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| OUTPUTS P9, P8 INTENSITY |  | 0x14 | $\begin{array}{r} \text { MSB } \\ \mathrm{OL} \end{array}$ | PUT P | INTENS | $\begin{aligned} & \text { LSB } \\ & \text { ITY } \\ & \hline \end{aligned}$ | $\begin{gathered} \text { MSB } \\ \mathrm{OU} \\ \hline \end{gathered}$ | TPUT P | INTENS | $\begin{aligned} & \text { LSB } \\ & \text { ITY } \\ & \hline \end{aligned}$ |
| Write output P9, P8 intensity | 0 |  | P913 | P912 | P911 | P910 | P813 | P812 | P811 | P810 |
| Read back output P9, P8 intensity | 1 |  |  |  |  |  |  |  |  |  |
| OUTPUTS P11, P10 INTENSITY |  | 0x15 | MSB LSB OUTPUT P11 INTENSITY |  |  |  | MSB LSBOUTPUT P10 INTENSITY |  |  |  |
| Write output P11, P10 intensity | 0 |  | P1113 | P1112 | P1111 | P1110 | P1013 | P1012 | P1011 | P1010 |
| Read back output P11, P10 intensity | 1 |  |  | P112 |  | P110 | Р1013 | P1012 | Pion |  |
| OUTPUTS 13, P12 INTENSITY |  | $0 \times 16$ | MSB LSBOUTPUT P13 INTENSITY |  |  |  | MSB LSBOUTPUT P12 INTENSITY |  |  |  |
| Write output P13, P12 intensity | 0 |  | P1313 | P1312 | P1311 | P13I0 | P1213 | P1212 | P1211 | P1210 |
| Read back output P13, P12 intensity | 1 |  |  |  |  |  |  |  |  |  |
| OUTPUTS P15, P14 INTENSITY |  | $0 \times 17$ | MSB LSB OUTPUT P15 INTENSITY |  |  |  | MSB LSBOUTPUT P14 INTENSITY |  |  |  |
| Write output P15, P14intensity | 0 |  | P1513 | P1512 | P1511 | P15I0 | P1413 | P1412 | P1411 | P1410 |
| Read back output P15, P14 intensity | 1 |  |  |  |  |  |  |  |  |  |
| OUTPUT 016 INTENSITY |  |  | See master, O16 intensity register (Table 13). |  |  |  |  |  |  |  |

Table 15. MAX7311, PCA9535, and PCA9555 Register Compatibility

| MAX7311, <br> PCA9535, <br> PCA9555 <br> REGISTER | ADDRESS | MAX7313 IMPLEMENTATION | MAX7311, PCA9535, PCA9555 IMPLEMENTATION | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| Inputs P15-P0 | 0x00, 0x01 | Inputs registers | Implemented | Same functionality |
| Outputs P15-P0 | 0x02, 0x03 | Blink phase 0 registers | Implemented | Same functionality |
| Polarity inversion | 0x04, 0x05 | Not implemented; register writes are ignored; register reads return 0x00 | Implemented; power-up default is 0x00 | If polarity inversion feature is unused, MAX7313 defaults to correct state |
| Configuration | 0x06, 0x07 | Ports configuration registers | Not implemented | Same functionality |
| No registers | 0x0B, 0x0C | Blink phase 1 registers | Not implemented | Power-up default disables the blink and intensity (PWM) features |
| No register | 0x0E | Master, O16 intensity register | Not implemented |  |
| No register | 0x0F | Configuration register | Not implemented |  |
| No registers | 0x10-0x17 | Outputs intensity registers | Not implemented |  |

## 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection

Driving Load Currents Higher than 50mA
The MAX7313 can be used to drive loads drawing more than 50 mA , like relays and high-current white LEDs, by paralleling outputs. Use at least one output per 50 mA of load current; for example, a 5 V 330 mW relay draws 66 mA and needs two paralleled outputs to drive it. Ensure that the paralleled outputs chosen are controlled by the same blink phase register, i.e., select outputs from the P0 through P7 range, or the P8 through P15 range. This way, the paralleled outputs are turned on and off together. Do not use output O16 as part of a load-sharing design. O16 cannot be switched at the same time as any of the other outputs because it is controlled by a different register.
The MAX7313 must be protected from the negative voltage transient generated when switching off inductive loads, such as relays, by connecting a reversebiased diode across the inductive load (Figure 18). The peak current through the diode is the inductive load's operating current.

## Power-Supply Considerations

The MAX7313 operates with a power-supply voltage of 2 V to 3.6 V . Bypass the power supply to GND with at least $0.047 \mu \mathrm{~F}$ as close to the device as possible.
For the QFN version, connect the underside exposed pad to GND.


Figure 18. Diode-Protected Switching Inductive Load

# 16-Port I/O Expander with LED Intensity Control, Interrupt, and Hot-Insertion Protection 

Typical Application Circuit


Pin Configurations (continued)


PROCESS: BICMOS

Package Information
For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 24 TQFN | $\mathrm{T} 2444+4$ | $\underline{\mathbf{2 1 - 0 1 3 9}}$ | $\underline{\mathbf{9 0 - 0 0 2 2}}$ |
| 24 QSPI | $\mathrm{E} 24+1$ | $\underline{\mathbf{2 1 - 0 0 5 5}}$ | $\underline{\mathbf{9 0 - 0 1 7 2}}$ |


[^0]:    X = Don't care.

[^1]:    X = Don't care.

