## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## 1-to-8 I²C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification


#### Abstract

General Description The MAX7356/MAX7357/MAX7358 8-channel ${ }^{2}{ }^{2} \mathrm{C}$ switches/multiplexers expand the main $I^{2} \mathrm{C}$ bus to any combination of 8 extended ${ }^{12} \mathrm{C}$ buses. They enable a master on the main bus to isolate and communicate with devices or groups of devices that may otherwise have slave address conflicts. Any extended bus can be connected or disconnected by control packets from the main $I^{2} \mathrm{C}$ bus writing to the main control register of these $\mathrm{I}^{2} \mathrm{C}$ switches. The MAX7357 and MAX7358 feature an enhanced mode that includes a built-in timer used to monitor all extended buses for lock-up conditions. If the clock or data line of any of these buses is low for more than 25 ms (typ), a lock condition is detected. An optional interrupt can be generated through the bidirectional RST/INT. The master can read the bus lock-up register to find out which extended bus is locked up. The master can also enable the MAX7357 or the MAX7358 to send a "flush-out" sequence on the faulty channel. There is an optional preconnection check that can be enabled to toggle the extended bus clock and data line low then high to ensure the downstream bus is not locked high prior to connecting it to the host bus. The MAX7356/MAX7357/MAX7358 are transparent to signals sent and received at each channel, allowing multiple masters. Any device connected to an ${ }^{2}{ }^{2} \mathrm{C}$ bus can transmit and receive signals; however, only the master connected to the host side of the MAX7356/ MAX7357/MAX7358 should address the device. The MAX7356/MAX7357/MAX7358 are available in 24-pin TSSOP and TQFN packages and are specified over the extended $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


## Applications

Servers
RAID
Base Stations
Control and Automation Devices
SFP Control Interface
Networking Equipment

- Bus Lock-Up Detection and Isolation (MAX7357, MAX7358)
- Host Notification on Detection of Lock-Up (MAX7357, MAX7358)
- Maintain Fault Diagnostic Information (MAX7357, MAX7358)
- Dual-Function RST/INT Provides Lock-Up Notification and Hardware Reset (MAX7357, MAX7358)
- $\overline{\text { RST }}$ Input Resets $\mathrm{I}^{2} \mathrm{C}$ Interface (MAX7358)
- 3 Address Control Inputs
- Low Ron Switches
- Logic-Level Translation
- Low $0.1 \mu \mathrm{~A}$ (typ) Standby Current
- Support Hot Insertion

100kbps Standard-Mode or 400kbps Fast-Mode ${ }^{2}{ }^{2}$ C Interface

- Address Translation Allows Multiple Device with Same ID
-5.5V-Tolerant Inputs
- 2.3V to 5.5V Supply

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX7356ETG + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TQFN-EP* |
| MAX7356EUG $+{ }^{* *}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TSSOP |
| MAX7357ETG + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TQFN-EP* |
| MAX7357EUG $+{ }^{* *}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TSSOP |
| MAX7358ETG + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TQFN-EP* |
| MAX7358EUG $+{ }^{* *}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TSSOP |

+Denotes a lead-free/RoHS-compliant package
*EP = Exposed pad.
**Future product-contact factory for availability.

Selector Guide

| PART | ENHANCED <br> MODE | PRECONNECTION <br> WIGGLE TEST | POWER-UP <br> STATE | $\overline{\text { RST/INT }}$ <br> BIDIRECTIONAL |
| :---: | :---: | :---: | :---: | :---: |
| MAX7356 | No | No | Basic mode | $\overline{\text { RST only }}$ |
| $M A X 7357$ | Yes | Yes, enhanced mode only | Enhanced mode | Yes |
| $M A X 7358$ | Yes | Yes, enhanced mode only | Basic mode | Yes |

Typical Operating Circuit and Pin Configurations appear at end of data sheet.

## 1-to-8 I²C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification

## ABSOLUTE MAXIMUM RATINGS

| (Voltages referenced to GND.) |  |
| :---: | :---: |
| VDD .......................................................... -0.3V to +6.0V |  |
| All Other Pins | -0.3V to +6.0V |
| Input Currents |  |
| VDD .................................................................... 100 mA |  |
| GND .................................................................. 100 m |  |
| All Input Pins............................................................. 20 mA |  |
| Output Current ............................................................ 25 mA |  |
| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ |  |
| 24-Pin TSSOP (derate $13.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots . . .1111 \mathrm{~mW}$ |  |
| 24-Pin TQFN (derate 27.8 mW | 2222 mW |



Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a 4-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS (3.3V SUPPLY)

$\left(V_{D D}=+2.3 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 2-5)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Supply Voltage | $V_{\text {DD }}$ |  |  | 2.3 |  | 3.6 | V |
| Supply Current | IDD | $V_{D D}=3.6 \mathrm{~V}$; no load, fSCL = 400kHz | Basic mode |  | 30 | 50 | $\mu \mathrm{A}$ |
|  |  |  | Enhanced mode (MAX7357/MAX7358 only) |  | 45 | 70 |  |
| Standby Current | ISTB | No load, $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ or GND, $\mathrm{V}_{\text {DD }}=3.6 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Power-On Reset Voltage | VPOR | VDD rising |  | 0.9 | 1.4 | 2.1 | V |
| Power-On Reset Hysteresis | VHYST |  |  |  | 0.4 |  | V |
| INPUT SCL, INPUT/OUTPUT SDA |  |  |  |  |  |  |  |
| Low-Level Input Voltage | VIL |  |  |  |  | $\begin{aligned} & \hline 0.3 x \\ & V_{D D} \\ & \hline \end{aligned}$ | V |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & \hline 0.7 x \\ & V_{D D} \\ & \hline \end{aligned}$ |  |  | V |
| Low-Level Output Current | IOL | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 3 |  |  | mA |
|  |  | V OL $=0.6 \mathrm{~V}$ |  | 6 |  |  |  |
| Input Leakage Current | ILH, lit | $V_{S C L}$ and $V_{S D A}=V_{\text {DD }}$ or GND |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Capacitance | Cl | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ |  | 15 |  |  | pF |
| SELECT INPUTS A0 to A2, $\overline{\mathrm{RST}}$ |  |  |  |  |  |  |  |
| Low-Level Input Voltage | VIL |  |  |  |  | $\begin{aligned} & 0.3 x \\ & V_{D D} \end{aligned}$ | V |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ |  |  | V |
| Input Leakage Current | ILI | A0 to A2, and $\overline{\mathrm{RS}}$ | ST at VDD or GND | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{1}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ |  |  | 2 |  | pF |

## 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification

## ELECTRICAL CHARACTERISTICS (3.3V SUPPLY) (continued)

$\left(V_{D D}=+2.3 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 2-5)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PASS GATE |  |  |  |  |  |  |  |
| Switch Resistance | Ron | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{IO}=15 \mathrm{~mA}$ |  | 5 | 11 | 30 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to 2.7V, $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{IO}=10 \mathrm{~mA}$ |  | 7 | 16 | 55 |  |
| Switch Output Voltage | VSW | $\mathrm{V}_{\text {SWin }}=\mathrm{V}_{\text {DD }}=3.3 \mathrm{~V}$, ISWout $=-100 \mu \mathrm{~A}$ |  | 1.9 |  |  | V |
|  |  | $\mathrm{V}_{S W}$ Win $=\mathrm{V}_{\text {DD }}=3.0 \mathrm{~V}$ to 3.6V, ISWout $=-100 \mu \mathrm{~A}$ |  | 1.6 |  | 2.8 |  |
|  |  | $\mathrm{V}_{\text {SWin }}=\mathrm{V}_{\text {DD }}=2.5 \mathrm{~V}$, ISWout $=-100 \mu \mathrm{~A}$ |  | 1.5 |  |  |  |
|  |  | $\mathrm{V}_{\text {SWin }}=\mathrm{V}_{\text {DD }}=2.3 \mathrm{~V}$ to 2.7V, ISWout $=-100 \mu \mathrm{~A}$ |  | 1.1 |  | 2.0 |  |
| Leakage Current | IL | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or GND | Basic mode | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | Enhanced mode (MAX7357/MAX7358) | -2 |  | +2 |  |
| Input/Output Capacitance | $\mathrm{ClO}_{1}$ | $\mathrm{V}_{1}=$ GND |  | 3 |  |  | pF |
| OUTPUT $\overline{\text { RST/INT }}$ |  |  |  |  |  |  |  |
| Low-Level Output Current | lOL | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}(\mathrm{MAX} 7$ | 7/MAX7358) | 3 |  |  | mA |
| Leakage Current | lıh, lıI | $\mathrm{V}_{\text {RST }} /$ INT $=\mathrm{V}_{\text {DD }}$ or |  | -1 |  | +1 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS (5V SUPPLY)

$\left(V_{D D}=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 2-5)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Supply Voltage | VDD |  |  | 4.5 |  | 5.5 | V |
| Supply Current | IDD | $\begin{aligned} & \text { VDD }=5 \mathrm{~V} ; \\ & \text { no load, fSCL }= \\ & 400 \mathrm{kHz} \end{aligned}$ | Basic mode |  | 65 | 100 | $\mu \mathrm{A}$ |
|  |  |  | Enhanced mode (MAX7357/MAX7358 only) |  | 90 | 130 |  |
| Standby Current | IstB | No load, $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ or GND, $\mathrm{V}_{\text {DD }}=5.5 \mathrm{~V}$ |  |  | 0.2 | 1 | $\mu \mathrm{A}$ |
| Power-On Reset Voltage | VPOR | VDD rising |  | 0.9 | 1.4 | 2.1 | V |
| Power-On Reset Hysteresis | $\mathrm{V}_{\text {HYST }}$ |  |  |  | 0.4 |  | V |
| INPUT SCL, INPUT/OUTPUT SDA |  |  |  |  |  |  |  |
| Low-Level Input Voltage | VIL |  |  |  |  | $\begin{aligned} & 0.3 x \\ & V_{D D} \end{aligned}$ | V |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ |  |  | V |
| Low-Level Output Current | IOL | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 3 |  |  | mA |
|  |  | V OL $=0.6 \mathrm{~V}$ |  | 6 |  |  |  |
| Input Leakage Current | ILH, ILI | $\mathrm{V}_{\text {SCL }}=\mathrm{V}_{\text {SDA }}=\mathrm{V}_{\mathrm{DD}}$ or GND |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Capacitance | CI | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ |  |  | 15 |  | pF |
| SELECT INPUTS A0 TO A2, $\overline{\text { RST }}$ |  |  |  |  |  |  |  |
| Low-Level Input Voltage | VIL |  |  |  |  | $\begin{aligned} & 0.3 x \\ & V_{D D} \end{aligned}$ | V |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ |  |  | V |
| Input Leakage Current | ILI | A0 to $A 2$, and $\bar{R}$ | T pins at VDD or GND | -1 |  | +1 | $\mu \mathrm{A}$ |

# 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 

## ELECTRICAL CHARACTERISTICS (5V SUPPLY) (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)($ Notes 2-5)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{Cl}_{1}$ | $\mathrm{V}_{1}=\mathrm{GND}$ |  | 2 |  |  | pF |
| PASS GATE |  |  |  |  |  |  |  |
| Switch Resistance | Ron | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{lO}=15 \mathrm{~mA}$ |  | 4 | 9 | 24 | $\Omega$ |
| Switch Output Voltage | Vsw | $\mathrm{V}_{\text {SWin }}=\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}$, ISWout $=-100 \mu \mathrm{~A}$ |  | 3.6 |  |  | V |
|  |  | $V_{S W i n}=V_{\text {DD }}=4.5 \mathrm{~V}$ to 5.5 V , ISWout $=-100 \mu \mathrm{~A}$ |  | 2.6 |  | 4.5 |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or GND | MAX7356 | -1 |  | +1 | $\mu \mathrm{A}$ |
| Leakage Current | IL |  | Enhanced mode (MAX7357/MAX7358) | -2 |  | +2 |  |
| Input/Output Capacitance | $\mathrm{ClO}_{1}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ |  | 3 |  |  | pF |
| OUTPUT $\overline{\mathbf{R S T}} / \overline{\text { INT }}$ |  |  |  |  |  |  |  |
| Low-Level Output Current | IOL | $\mathrm{V}_{\text {OL }}=0.4 \mathrm{~V}$ (MAX7357/MAX7358) |  | 3 |  |  | mA |
| Leakage Current | lıh, lıI | $V_{\text {RST/INT }}=\mathrm{V}_{\text {DD }}$ or GND |  | -1 |  | +1 | $\mu \mathrm{A}$ |

TIMING CHARACTERISTICS (STANDARD-MODE) (Figures 1, 2, 3)
( $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 6)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay from SDA to SD_ or SCL to SC_ | tPD | (Note 7) |  | 0.3 | ns |
| SCL Clock Frequency | fscl |  | 0 | 100 | kHz |
| Bus Free Time Between a STOP and START Condition | tBUF |  | 4.7 |  | $\mu \mathrm{s}$ |
| Hold Time (Repeated) START Condition After this Period, the First Clock Pulse is Generated | thD;STA |  | 4.0 |  | $\mu \mathrm{s}$ |
| LOW Period of the SCL Clock | tLow |  | 4.7 |  | $\mu \mathrm{s}$ |
| HIGH Period of the SCL Clock | tHIGH |  | 4.0 |  | $\mu \mathrm{s}$ |
| Setup Time for a Repeated START Condition | tSU;STA |  | 4.7 |  | $\mu \mathrm{S}$ |
| Setup Time for a STOP Condition | tsu;sto |  | 4.0 |  | $\mu \mathrm{s}$ |
| Data Hold Time | thD;DAT | (Note 8) | 0 | 3.45 | $\mu \mathrm{s}$ |
| Data Setup Time | tSU;DAT |  | 250 |  | ns |
| Rise Time of Both SDA and SCL Signals | tR |  |  | 1000 | ns |
| Fall Time of Both SDA and SCL Signals | $\mathrm{tF}_{F}$ |  |  | 300 | ns |
| Capacitive Load for Each Bus Line | Cb |  |  | 400 | pF |
| Pulse Width of Spikes that Must be Suppressed by the Input Filter | tSP |  |  | 50 | ns |

## 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification

TIMING CHARACTERISTICS (STANDARD-MODE) (Figures 1, 2, 3) (continued)
$\left(V_{D D}=2.3 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 6)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Valid Time | tvD;DAT | (High to low) |  |  | 1 | $\mu \mathrm{s}$ |
|  |  | (Low to high) |  |  | 0.6 |  |
| Data Valid Acknowledge | tvD:ACK |  |  |  | 1 | $\mu \mathrm{s}$ |
| Low-Level Reset Time | twL (rst) |  |  | 5 |  | ns |
| Reset Time | trst |  | 500 |  |  | ns |
| Recovery to Start | trec;STA |  | 0 |  |  | ns |

TIMING CHARACTERISTICS (FAST-MODE) (Figures 1, 2, 3)
$\left(\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 6)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay from SDA to SD_ or SCL to SC_ | tPD | (Note 7) |  |  | 0.3 | ns |
| SCL Clock Frequency | fscl |  | 0 |  | 400 | kHz |
| Bus Free Time Between a STOP and START Condition | tBUF |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Hold Time (Repeated) START Condition After this Period, the First Clock Pulse is Generated | thD;STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| LOW Period of the SCL Clock | tlow |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| HIGH Period of the SCL Clock | tHIGH |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Setup Time for a Repeated START Condition | tsu;STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Setup Time for a STOP Condition | tsu;STO |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data Hold Time | thD;DAT | (Note 8) | 0 |  | 0.9 | $\mu \mathrm{s}$ |
| Data Setup Time | tSU;DAT |  | 100 |  |  | ns |
| Rise Time of Both SDA and SCL Signals | tR |  | $\begin{gathered} 20+ \\ 0.1 C_{b} \end{gathered}$ |  | 300 | ns |
| Fall Time of Both SDA and SCL Signals | $t_{F}$ |  | $\begin{gathered} 20+ \\ 0.1 \mathrm{Cb}_{\mathrm{b}} \end{gathered}$ |  | 300 | ns |
| Capacitive Load for Each Bus Line | Cb |  |  |  | 400 | pF |
| Pulse Width of Spikes that Must be Suppressed by the Input Filter | tSP |  |  |  | 50 | ns |
| Data Valid Time | tvd; DAT | (High to low) |  |  | 1 | $\mu \mathrm{s}$ |
|  |  | (Low to high) |  |  | 0.6 |  |
| Data Valid Acknowledge | tvD;ACK |  |  |  | 1 | $\mu \mathrm{s}$ |
| Low-Level Reset Time | twL(rst) |  | 5 |  |  | ns |
| Reset Time | trst |  | 500 |  |  | ns |
| Recovery to START | trec; ${ }^{\text {STA }}$ |  | 0 |  |  | ns |

## 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification

## TIMING CHARACTERISTICS (FAST-MODE) (Figures 1, 2, 3) (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 6)
Note 2: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications are over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and are guaranteed by design.
Note 3: Subscript SW refers to all SC_ and SD_ pins.
Note 4: $V_{S W i n}=$ Switch input voltage; ISWout = Current between SD_ and SDA or SC_ and SCL. See Figure 4.
Note 5: $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SD_ }}$ or $\mathrm{VSC}_{-}$.
Note 6: All timing is measured using $20 \%$ and $80 \%$ levels, unless otherwise noted.
Note 7: Pass gate propagation delay is calculated from the $20 \Omega$ typical Ron and the 15 pF load capacitance.
Note 8: A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the $\mathrm{V}_{\mathrm{IH}(\mathrm{min})}$ of the SCL signed) to bridge the undefined region of the falling edge of SCL.


Figure 1. 2-Wire Serial-Interface Timing Diagram


Figure 2. $\overline{R S T}$ Timing Diagram

## 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification



Figure 3. ${ }^{2}$ C Bus Timing Diagram


Figure 4. Switch Output Voltage and Current

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$




## 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TQFN | TSSOP |  |  |
| 1 | 4 | SD0 | $1^{2} \mathrm{C}$ Bus0 Serial Data |
| 2 | 5 | SCO | $1^{2} \mathrm{C}$ Bus0 Serial Clock |
| 3 | 6 | SD1 | $1^{2} \mathrm{C}$ Bus1 Serial Data |
| 4 | 7 | SC1 | $I^{2} \mathrm{C}$ Bus1 Serial Clock |
| 5 | 8 | SD2 | $I^{2} \mathrm{C}$ Bus2 Serial Data |
| 6 | 9 | SC2 | $1^{2} \mathrm{C}$ Bus2 Serial Clock |
| 7 | 10 | SD3 | $1^{2} \mathrm{C}$ Bus3 Serial Data |
| 8 | 11 | SC3 | $1^{2} \mathrm{C}$ Bus3 Serial Clock |
| 9 | 12 | GND | Supply Ground |
| 10 | 13 | SD4 | $1^{2} \mathrm{C}$ Bus4 Serial Data |
| 11 | 14 | SC4 | $1^{2} \mathrm{C}$ Bus4 Serial Clock |
| 12 | 15 | SD5 | $1^{2} \mathrm{C}$ Bus5 Serial Data |
| 13 | 16 | SC5 | $1^{2} \mathrm{C}$ Bus5 Serial Clock |
| 14 | 17 | SD6 | $1^{2} \mathrm{C}$ Bus6 Serial Data |
| 15 | 18 | SC6 | $I^{2} \mathrm{C}$ Bus6 Serial Clock |
| 16 | 19 | SD7 | $1^{2} \mathrm{C}$ Bus7 Serial Data |
| 17 | 20 | SC7 | $1^{2} \mathrm{C}$ Bus7 Serial Clock |
| 18 | 21 | A2 | Device Address Bit 2 |
| 19 | 22 | SCL | Main I ${ }^{2} \mathrm{C}$ Bus Clock |
| 20 | 23 | SDA | Main $I^{2} \mathrm{C}$ Bus Data |
| 21 | 24 | VDD | Supply Voltage |
| 22 | 1 | A0 | Device Address Bit 0 |
| 23 | 2 | A1 | Device Address Bit 1 |
| 24 | 3 | $\frac{\overline{\mathrm{RST}}}{(\overline{\mathrm{RST} / \mathrm{INT})}}$ | Active-Low Reset Input and Interrupt Output. $\overline{\mathrm{RST}}$ resets the MAX7356 by a host. $\overline{\mathrm{RST}} / \overline{\mathrm{INT}}$ on the MAX7357 or MAX7358 is bidirectional. $\overline{\operatorname{RST} / / \mathrm{NT}}$ is used to reset the device by a host or by the device to send an interrupt signal to the host. |
| - | - | EP | Exposed Pad (TQFN Only). Connect EP to ground. Do not use EP as the only ground connection. |

( ) For the MAX7357/MAX7358 only.

# 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 



# 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 


#### Abstract

Detailed Description The MAX7356/MAX7357/MAX7358 devices are 1-to-8 ${ }^{2}{ }^{2} \mathrm{C}$ multiplexers/switches for connecting a large number of $I^{2} \mathrm{C}$ components to a single master. The circuits connect a main ${ }^{2} \mathrm{C}$ bus to any combination of 8 extended ${ }^{2} \mathrm{C}$ buses. They enable a master on the main bus to isolate and communicate with devices or groups of devices that may otherwise have slave address conflicts. Any extended bus can be connected or disconnected by control packets from the main $I^{2} \mathrm{C}$ bus writing to the main control register of these $\mathrm{I}^{2} \mathrm{C}$ switches. The MAX7357/MAX7358 feature a built-in timer used to monitor all extended buses, for lock-up conditions. If the data line of any of these buses is low for more than 25 ms , a lock condition is detected. An optional interrupt can be generated through the bidirectional $\overline{\mathrm{RST}} / \overline{\mathrm{INT}}$ pin. The master can read the bus lock-up register to find out which extended bus is locked up. The master can also optionally enable the MAX7357 or MAX7358 to send a flush-out sequence on the faulty channel. There is an optional preconnection check that can be enabled, which toggles the extended bus clock and data line low then high to ensure that the downstream bus is not locked high prior to connecting it to the host bus. The bus lock-up detection and isolation features are enabled by writing a unique series of $\mathrm{I}^{2} \mathrm{C}$ commands to the MAX7357/MAX7358.


## Power-On Reset

When power is applied to VDD, an internal power-on reset (POR) holds the MAX7356/MAX7357/MAX7358 in a reset state until VDD has reached VPOR. At this point, the reset condition is released and the MAX7356/ MAX7357/MAX7358 registers and ${ }^{2} \mathrm{C}$ state machine are initialized to their default states.

## Basic Mode of Operation

The MAX7356/MAX7357/MAX7358 feature a basic mode of operation. In basic mode, the device operates solely as a collection of analog switches that enable any combination of the extended buses (SC_, SD_) to be connected to the host-side bus (SCL, SDA). Only the switch control register is accessible in basic mode of operation.

## Enhanced Mode of Operation <br> (MAX7357/MAX7358)

The MAX7357 and MAX7358 feature an enhanced mode of operation that enable features and registers that are unavailable in the basic mode of operation. When operating in enhanced mode, there are 7 registers available to the host. Features such as bus lock-up detection, preconnection fault tests, and diagnostic information are made available to the user. A special sequence of commands can switch the MAX7357 or MAX7358 from basic mode to enhanced mode, and a simple write to the configuration register can switch the devices from enhanced mode back to basic mode.

## Entering Basic Mode from Enhanced Mode <br> (MAX7357/MAX7358)

When the 7 registers of Table 2 are enabled, the MAX7357 and MAX7358 can be put into basic mode by setting bit B 6 of the configuration register. When basic mode is entered, the value of all registers return to their POR value. B6 of the configuration register is also maintained to allow operation in basic mode. When in basic mode, the MAX7357 and MAX7358 can be returned to full feature mode by receiving a special sequence of commands from the host as described below.
The sequence of $1^{2} \mathrm{C}$ commands for enabling the MAX7357 or MAX7358 enhanced features (bus lock-up detection, isolation, and notification) as well as access to the additional 6 registers consists of a write byte, a read byte, another write byte, and another read byte with no data bytes following any of these write or read bytes, as shown in Figure 5. A write byte consists of the 7-bit MAX7357 or MAX7358 device address followed by a 0. A read byte consists of the 7 -bit MAX7357 or MAX7358 device address followed by a 1. The special sequence begins with a START condition and ends with a STOP condition. Repeated START conditions are used to interconnect these write and read bytes.
The complete special sequence of ${ }^{2}{ }^{2} \mathrm{C}$ commands needs to be received by the MAX7357 or MAX7358 to activate the enhanced mode.


Figure 5. The Special Sequence of I2C Commands for Turning on the Full Feature

# 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 

Bus Lock-Up Detection, Isolation, and Notification Operation (MAX7357/MAX7358)<br>\section*{SDA Stuck Low} If either line of any downstream bus is low for a period exceeding 25 ms between $\mathrm{t}_{1}$ and t 2 in Figure 6, the MAX7357/MAX7358 detect a lock-up fault on that bus and takes the action configured by the user. If the lockup is not on the main bus, SDA and SCL return to the high state at the same time. The MAX7357 or MAX7358 then identifies which SD_ or SC_ is still pulled low. If the optional interrupt function is enabled (by setting BO of the configuration register), an active-low interrupt is generated at $\overline{\mathrm{RST}} / \mathrm{INT}$.

If B 4 in the configuration register is set to 1 , then only faults on connected buses cause the MAX7357 or MAX7358 to disconnect all buses from each other. When this is the case, faults detected on disconnected buses set the flag in the lock-up status register, and, if enabled, notify the host of the fault, but do not disconnect the buses from one another.
B1 of the configuration register enables the flush-out sequence. If this bit is set to 1, the MAX7357 or MAX7358 attempts to send a flush-out sequence over the locked SD_ and SC_ pair (the sequence begins at t5 in Figure 6). If the flush-out sequence is successful, the locked bus (SD_ and SC_) is released at t6 (Figure 6 ). The $I^{2} \mathrm{C}$ master (at SDA and SCL) reads the MAX7357 or MAX7358 lock-up status register to identify the locked-up bus. If $\overline{R S T} / \overline{I N T}$ is enabled as an interrupt, it is released once a read command to the lock-up indication register is received by the MAX7357 or MAX7358 (shown at $\mathrm{t}_{7}$ in Figure 6). The $\overline{\mathrm{RST}} / \overline{/ N T}$ can also be automatically released after a 1.6 s delay by setting bit 2 of the configuration register.

## Preconnection Wiggle Test (Stuck High Fault) <br> (MAX7357/MAX7358)

By setting bit B7 in the configuration register to 1, a preconnection wiggle test is enabled for all downstream buses. This test only runs on the downstream bus when the bus is selected through the switch control register. Enabling this test does not affect any bus that is already connected to the host bus; however, deselecting and subsequently reselecting the bus will cause the test to occur. The test is performed when the switch control register bit (or bits if multiple buses are selected in the same ${ }^{2} \mathrm{C}$ transaction) toggles from 0 to 1 and a stop condition is received. It consists of the MAX7357 or MAX7358 pulling the downstream clock line low, then the downstream data line low. Both lines are checked for a nominal low value, and then the clock line is released followed by the data line (Note: This is an ${ }^{2} \mathrm{C}$ stop condition and is seen by any ${ }^{2} \mathrm{C}$ devices connected to the extended bus). If either the clock or data line (or both) fail to pull low during the test, the MAX7357 or MAX7358 do not allow that downstream bus to connect to the host. If the optional interrupt notification bit is set (B0), the device notifies the host that a fault has occurred. The ${ }^{2}{ }^{2} \mathrm{C}$ master can then read the MAX7357 or MAX7358 registers to find out which bus or buses caused the fault. Faults detected by this test are stored in the preconnection fault register (0x06). The stuck high Fault register is cleared once this register is read, resetting the device, or disabling the preconnection test.

## Device Address

The MAX7356/MAX7357/MAX7358 family of devices has selectable device addresses through three external inputs. The slave address consists of 4 fixed bits (A6-A3 set to 1110); followed by 3 pin-programmable bits (A2, A1, A0), as shown in Figure 7. The addresses A2, A1, and A0 can also be driven dynamically if required, but the values must be stable when they are expected in the address sequence.

## 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification



Figure 7. MAX7356/MAX7357/MAX7358 Slave Address
Available addresses depend on the hardware connections of pins A2, A1, and A0 as shown in Table 1.
The last bit following the slave address bit A0 on an $I^{2} \mathrm{C}$ command defines the operation to be performed. When the last bit sets to logic 1, a read is selected while logic 0 selects a write operation.

Register Map (MAX7357/MAX7358)
The MAX7357 and MAX7358 have 7 registers (shown in Table 2) that can be accessed through the $I^{2} \mathrm{C}$ bus. The MAX7357 powers up with all of these registers accessible. The initial register address counter is at $0 \times 00$. The MAX7358 powers up in basic mode with only the switch control register available. Writing to a MAX7358 changes only the contents of the switch control register. By sending a unique ${ }^{2} \mathrm{C}$ sequence to the $\operatorname{MAX7358,~all~}$ 7 registers become available.

Register Access Protocol (MAX7356) Only the MAX7356 device address is required to gain access to its registers. A typical $I^{2} \mathrm{C}$ command to communicate with the MAX7356 starts with its device address followed directly by data bytes.

Table 1. MAX7356/MAX7357/MAX7358 Switch Multiplexer Device Address

| A2 <br> CONNECTION | A1 <br> CONNECTION | A0 <br> CONNECTION | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GND | GND | GND | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| GND | GND | VDD | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| GND | $V_{D D}$ | $G N D$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| GND | $V_{D D}$ | VDD | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| $V_{D D}$ | $G N D$ | $G N D$ | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| $V_{D D}$ | $G N D$ | VDD | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| $V_{D D}$ | $V_{D D}$ | $G N D$ | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| $V_{D D}$ | $V_{D D}$ | $V_{D D}$ | 1 | 1 | 1 | 0 | 1 | 1 | 1 |

Table 2. MAX7357/MAX7358 Enhanced-Mode Register Map

| REGISTER NAME | INTERNAL ADDRESS | POR DEFAULT SETTING |  |  |  |  |  |  |  | NEXT ADDRESS | ACCESS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |  |
| Switch Control | $0 \times 00$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x01 | R/W |
| Configuration | 0x01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $0 \times 02$ | R/W |
| Flush-Out Sequence | $0 \times 02$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\begin{aligned} & 0 \times 00(W) \\ & 0 \times 03(R) \end{aligned}$ | R/W |
| Lock-Up Indication | $0 \times 03$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x04 | R |
| Traffic Prior to Lock-Up | 0x04 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $0 \times 05$ | R |
|  | 0x05 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x06 | R |
| Stuck High Fault | 0x06 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 | R |

Table 3. MAX7357 and MAX7358 BasicMode Register Map

| REGISTER <br> NAME | POR DEFAULT SETTING |  |  |  |  |  | ACCESS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | B7 | B6 | B5 | B4 | B3 | B2 |  | B0 |  |
| Switch <br> Control | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $R \bar{W}$ |

# 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 

Table 4. Switch Control Register Channel Selection

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 0 | Channel 0 disabled |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 1 | Channel 0 enabled |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 0 | $X$ | Channel 1 disabled |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 1 | $X$ | Channel 1 enabled |
| $X$ | $X$ | $X$ | $X$ | $X$ | 0 | $X$ | $X$ | Channel 2 disabled |
| $X$ | $X$ | $X$ | $X$ | $X$ | 1 | $X$ | $X$ | Channel 2 enabled |
| $X$ | $X$ | $X$ | $X$ | 0 | $X$ | $X$ | $X$ | Channel 3 disabled |
| $X$ | $X$ | $X$ | $X$ | 1 | $X$ | $X$ | $X$ | Channel 3 enabled |
| $X$ | $X$ | $X$ | 0 | $X$ | $X$ | $X$ | $X$ | Channel 4 disabled |
| $X$ | $X$ | $X$ | 1 | $X$ | $X$ | $X$ | $X$ | Channel 4 enabled |
| $X$ | $X$ | 0 | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 5 disabled |
| $X$ | $X$ | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 5 enabled |
| $X$ | 0 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 6 disabled |
| $X$ | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 6 enabled |
| 0 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 7 disabled |
| 1 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 7 enabled |

$X=$ Don't care.

Only the switch control register can be accessed through an ${ }^{2} \mathrm{C}$ write or read command. All data bytes are for the switch control register. The last data byte in an $I^{2} \mathrm{C}$ write command is retained by the switch control register.

Register Access Protocol (MAX7357/MAX7358)
Only the MAX7357 or MAX7358 ${ }^{2}$ C device address is required to gain access to its registers. A typical $I^{2} \mathrm{C}$ command to communicate with the MAX7357 or MAX7358 starts with its device address and is followed directly by data bytes. Internal register addresses are not used in an $I^{2} \mathrm{C}$ write or read command.
For enhanced mode, all registers are accessed in sequence starting with the switch control register and follows the order defined by internal register addresses as shown in Table 2. Internal register addresses are $0 \times 00,0 \times 01,0 \times 02,0 \times 03,0 \times 04,0 \times 05$, and $0 \times 06$ for switch control, configuration, flush-out sequence, lockup indication, first and second bytes of the traffic prior to lock-up, and preconnection fault registers, respectively. When writing data to the register(s), addressing starts with address $0 \times 00$ and goes one higher in each subsequent byte and comes back to 0x00 again after $0 \times 02$ since the next four higher addressed registers are read only. Read access also starts with the internal register address $0 \times 00$ and goes one higher in each subsequent byte and comes back to $0 \times 00$ again after $0 \times 06$.

For basic mode, only the switch control register can be accessed through an $I^{2} \mathrm{C}$ write or read command. All data bytes are for the switch control register. The last data byte in an $I^{2} \mathrm{C}$ write command is retained by the switch control register. Incomplete bytes are ignored.

## Switch Control Register

The switch control register (Figure 8) selects which channels will be connected to the main $I^{2} \mathrm{C}$ bus. This register can be written and read through the main $I^{2} \mathrm{C}$ bus. The POR value for the switch control register is 0x00-all switches disconnected.
A SC_/SD_ downstream pair, or channel, is selected by the contents of the switch control register. All bits of the control byte are used to determine which channel is to


Figure 8. Switch Control Register

# 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 

Table 5. Configuration Register Definition

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | COMMAND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 0 | Interrupt with $\overline{\text { RST//NT disabled }}$ |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 1 | Interrupt with $\overline{\text { RST//NT enabled }}$ |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 0 | $X$ | Flush-out disabled |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 1 | $X$ | Flush-out enabled |
| $X$ | $X$ | $X$ | $X$ | $X$ | 0 | $X$ | $X$ | $\overline{\text { RST//INT released after a register read }}$ |
| $X$ | $X$ | $X$ | $X$ | $X$ | 1 | $X$ | $X$ | $\overline{\text { RST/INT released after 1.6 seconds }}$ |
| $X$ | $X$ | $X$ | $X$ | 0 | $X$ | $X$ | $X$ | The lock-up register shows the current <br> condition |
| $X$ | $X$ | $X$ | $X$ | 1 | $X$ | $X$ | $X$ | The lock-up register data is not cleared <br> until a read |
| $X$ | $X$ | $X$ | 0 | $X$ | $X$ | $X$ | $X$ | Disconnect all channels on bus lock-up |
| $X$ | $X$ | $X$ | 1 | $X$ | $X$ | $X$ | $X$ | Disconnect only the locked up bus |
| $X$ | $X$ | 0 | $X$ | $X$ | $X$ | $X$ | $X$ | Bus lock-up detection enabled |
| $X$ | $X$ | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | Bus lock-up detection disabled |
| $X$ | 0 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Enhanced mode |
| $X$ | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Basic mode enabled |
| 0 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Preconnect test is disabled |
| 1 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Preconnect test is enabled |
| $X$ |  |  |  |  |  |  |  |  |

$X=$ Don't care.
be selected. More than one channel can be selected simultaneously. When a channel is selected, the channel becomes active immediately after a stop condition has been placed on the $I^{2} \mathrm{C}$ bus. This ensures that all SC_JSD_ lines are in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

## Configuration Register <br> (MAX7357/MAX7358)

$\mathrm{BO}=\overline{\mathrm{RST} / / \mathrm{NT}}$ serves as an interrupt when a bus lockup condition is detected.
B1 = Flush-out sequence is sent automatically on lockedup channels when a lock-up condition is detected.
$\mathrm{B} 2=$ When $\mathrm{BO}=1$, release the $\overline{\mathrm{RST} / / \overline{N T} \text { output after }}$ asserting for 1.6 seconds.
B3 = Data in the lock-up indication register cleared only after reading the register.
B4 = Connected channels remain connected on detection of lock-up if the lock-up condition is present only on a channel that is not connected.
B5 = Disable bus lock-up detection.
B6 = Basic mode.
B7 = Enables the preconnection wiggle test for SC_ and SD_.

Flush-Out Sequence Register
(MAX7357/MAX7358)
A flush-out sequence can be sent to a particular auxiliary bus automatically after the identification of the lockup condition. The flush-out sequence consists of 18 SC_ clock cycles. An 8 -bit sequence for the SD_ to follow during the flush-out cycle can also be defined by writing to the flush-out sequence register. By default, the flush-out sequence register is all ones. The MAX7357 or MAX7358 attempt to send the one-byte sequence followed by an additional clock cycle (NACK) two times sequentially, followed by a stop condition. The effectiveness of sending the flush-out sequence depends on the behavior of the locked-up device. For an auxiliary bus with only slave devices, it is more likely that the SCL line can still be driven by the MAX7357 or MAX7358. In this case, a slave device may respond to a particular flush-out sequence. After the release of the SD_ line by a "stuck" device, the remaining sequence on the SD_ line can be used to reset itself.

## Bus Lock-Up Indication Register <br> (MAX7357/MAX7358)

The bus master can read the lock-up indication byte to identify the stuck channels. A bit set to "1" indicates that the associated channel is stuck. The indication for a given channel remains as long as the lock-up condi-

# 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 

Table 6. Lock-Up Register Channel Indication

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 0 | Channel 0 no lock-up |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 1 | Channel 0 lock-up |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 0 | $X$ | Channel 1 no lock-up |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 1 | $X$ | Channel 1 lock-up |
| $X$ | $X$ | $X$ | $X$ | $X$ | 0 | $X$ | $X$ | Channel 2 no lock-up |
| $X$ | $X$ | $X$ | $X$ | $X$ | 1 | $X$ | $X$ | Channel 2 lock-up |
| $X$ | $X$ | $X$ | $X$ | 0 | $X$ | $X$ | $X$ | Channel 3 no lock-up |
| $X$ | $X$ | $X$ | $X$ | 1 | $X$ | $X$ | $X$ | Channel 3 lock-up |
| $X$ | $X$ | $X$ | 0 | $X$ | $X$ | $X$ | $X$ | Channel 4 no lock-up |
| $X$ | $X$ | $X$ | 1 | $X$ | $X$ | $X$ | $X$ | Channel 4 lock-up |
| $X$ | $X$ | 0 | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 5 no lock-up |
| $X$ | $X$ | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 5 lock-up |
| $X$ | 0 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 6 no lock-up |
| $X$ | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 6 lock-up |
| 0 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 7 no lock-up |
| 1 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 7 lock-up |

$X=$ Don't care.
tion exists on that channel. If the interrupt feature is selected (B0 of the configuration register is 1), however, the interrupt signal, $\overline{\mathrm{RST}} / \overline{\mathrm{INT}}$, deasserts (goes to high) once this bus lock-up indication register is read. If desired, setting bit B3 of the configuration register to 1 can latch the lock-up data. When B3 is set, the lockup bits remain set (even if a channel becomes "unstuck") until the lock-up indication register is read by the master. Lock-up conditions on unconnected auxiliary buses are also detected. When this happens, operation is the same as when lock-ups are detected on connected buses, except that, if desired, bus connections may be maintained as long as any detected lockups are present only on unconnected channels. This option is selected using bit B4 of the configuration register. (Figure 9)


Figure 9. Lock-Up Indication Bits

Traffic Prior to Lock-Up Register
(MAX7357/MAX7358)
The ${ }^{12} \mathrm{C}$ bus traffic information per SCL clock is monitored and stored into the two-byte traffic prior to lock-up register. The first two bytes of information after a START are stored in this register. This $\mathrm{I}^{2} \mathrm{C}$ bus traffic information is frozen upon a bus lock-up detection. A host can read these two bytes of traffic information upon the reception of an interrupt signal. The contents of the traffic prior to lock-up register is released and refreshed once it is read.
The traffic prior to lock-up register can be used to identify the device address as well as the following byte involved in a bus lock-up.
When troubleshooting an $I^{2} \mathrm{C}$ bus, a scope is usually used to capture traffic leading to the problem. The contents of the traffic prior to the bus fault can usually be determined by identifying a device address, a register address, or a part of this data.
Table 7 shows contents of the traffic prior to the lock-up register corresponding to a lock-up situation as demonstrated by Figure 10.

# 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 

Table 7. A Traffic Prior to Lock-Up Register Contents Example

| ADDRESS | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $0 \times 04$ | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | Write to the troubled device address |
| $0 \times 05$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | The first data byte with trailing 0's due to lock-up |

Table 8. Stuck HIGH Fault Register Channel Indication

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 0 | Channel 0 not stuck high |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 1 | Channel 0 stuck high |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 0 | $X$ | Channel 1 not stuck high |
| $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | 1 | $X$ | Channel 1 stuck high |
| $X$ | $X$ | $X$ | $X$ | $X$ | 0 | $X$ | $X$ | Channel 2 not stuck high |
| $X$ | $X$ | $X$ | $X$ | $X$ | 1 | $X$ | $X$ | Channel 2 stuck high |
| $X$ | $X$ | $X$ | $X$ | 0 | $X$ | $X$ | $X$ | Channel 3 not stuck high |
| $X$ | $X$ | $X$ | $X$ | 1 | $X$ | $X$ | $X$ | Channel 3 stuck high |
| $X$ | $X$ | $X$ | 0 | $X$ | $X$ | $X$ | $X$ | Channel 4 not stuck high |
| $X$ | $X$ | $X$ | 1 | $X$ | $X$ | $X$ | $X$ | Channel 4 stuck high |
| $X$ | $X$ | 0 | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 5 not stuck high |
| $X$ | $X$ | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 5 stuck high |
| $X$ | 0 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 6 not stuck high |
| $X$ | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 6 stuck high |
| 0 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 7 not stuck high |
| 1 | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | Channel 7 stuck high |

$X=$ Don't care.

## Stuck HIGH Fault Register <br> (MAX7357/MAX7358)

Following an interrupt when bit B0 and B7 are enabled, the bus master can read the stuck high fault byte to identify stuck channels. A bit set to "1" indicates that the associated channel is stuck, and will not be allowed to be connected to the host bus. The stuck high fault register is cleared, and, if the interrupt feature is enabled, $\overline{\mathrm{RST}} / \overline{\mathrm{INT}}$ deasserts (goes to high) once this register is read. However, while B7 is set to one, any time a disconnected bus is selected for connection, the preconnect test runs. If the fault still exists, the fault handling sequence repeats and the faulty bus will not be allowed to connect to the host bus.

## RST (MAX7356)

The $\overline{\text { RST }}$ on the MAX7356 can be used to reset the MAX7356 by a host. The $\overline{\mathrm{RST}}$ input is an active-low signal. By asserting this signal low for a minimum of twL(rst) externally, the MAX7356 resets its $I^{2} \mathrm{C}$ state machine and deselects all channels. $\overline{\mathrm{RST}}$ is overvoltage-tolerant to +6 V . The $\overline{\mathrm{RST}}$ input must be connected to VDD through a pullup resistor.
$\overline{\text { RST/INT }}$ (MAX7357/MAX7358)
The $\overline{\mathrm{RST}} / \mathrm{INT}$ on the MAX7357 or MAX7358 is bidirectional. It can be used to reset the device by a host or by the device to send an interrupt signal to the host. The $\overline{\mathrm{RST}} / \overline{\mathrm{NT}}$ input is an active-low signal. By asserting $\overline{\mathrm{RST}} / \overline{\mathrm{INT}}$ low for a minimum of tWL(rst) externally, the device resets its registers and $\mathrm{I}^{2} \mathrm{C}$ state machine and deselects all channels. When $\overline{\mathrm{RST}} / \overline{\mathrm{INT}}$ is configured to notify the host of fault conditions, and while $\overline{\mathrm{RST}} / \overline{\mathrm{INT}}$ is being used as an output by the MAX7357 or MAX7358 (sending an interrupt to the host), it does not function as a reset input. $\overline{R S T} / \mathrm{INT}$ is overvoltage-tolerant to $+6 \mathrm{~V} . \overline{\mathrm{RST}} / / \mathrm{INT}$ must be connected to VDD through a pullup resistor.

## Interrupt Signal (MAX7357/MAX7358)

A bus lock-up-caused interrupt signal can be sent to a host through the bidirectional $\overline{\mathrm{RST} / \mathrm{INT}}$ pin depending on whether or not bit B0 of the configuration register is set. Configuration register bit B2 controls how the interrupt signal is reset. When $\mathrm{B} 2=0$, the interrupt signal asserts (stays low) until the lock-up indication register is read. When B2 = 1, the interrupt signal deasserts after

## 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification



Figure 10. Bus Lock-Up During a 3-Byte Write Command


Figure 11. Start and Stop Conditions


Figure 12. Bit Transfer


Figure 13. Acknowledge
2 seconds. The interrupt signal asserts again once a new lock-up is detected. The interrupt signal does not activate the reset function.

## Serial Interface <br> Serial Addressing

The MAX7356/MAX7357/MAX7358 operate as a slave that sends and receives data through an ${ }^{2} \mathrm{C}$ interface.

The interface uses a serial-data line (SDA) and a serialclock line (SCL) to achieve bidirectional communication between master(s) and slave(s). The master initiates all data transfers to and from the MAX7357 or MAX7358 and generates the SCL clock that synchronizes the data transfer.
SDA operates as both an input and an open-drain output. A pullup resistor ( $4.7 \mathrm{k} \Omega$, typ) is required on SDA. SCL operates only as an input. A pullup resistor ( $4.7 \mathrm{k} \Omega$, typ) is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.
Each transmission consists of a START condition sent by a master, followed by the MAX7356/MAX7357/ MAX7358's 7-bit slave address plus R/W bit, and then optionally 1 or more data bytes, and finally a STOP condition (Figure 10).

## START and STOP Conditions

Both SCL and SDA remain high when the interface is not busy. The master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, the master issues a STOP ( P ) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 11).

Bit Transfer
One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 12).

## Acknowledge

The acknowledge bit is a clocked 9th bit the recipient uses to handshake receipt of each byte of data (Figure 13). Each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, so the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7356/MAX7357/MAX7358, the MAX7356/MAX7357/MAX7358 generate the acknowl-

# 1-to-8 |2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 

edge bit because the device is the recipient. When the MAX7356/MAX7357/MAX7358 are transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

Slave Address
The MAX7356/MAX7357/MAX7358 have 7 -bit-long slave addresses (Figure 6). The eighth bit following the 7-bit slave address is the $R / \bar{W}$ bit. It is low for a write command, and high for a read command.

Accessing the MAX7356
A single-byte write to the MAX7356 sets the switch control register.
A multibyte write to the MAX7356 writes repeatedly to the switch control register. The last byte written determines the contents of the register.
A single-byte read from the MAX7356 returns the contents of the switch control register.
A multibyte read (2 or more bytes before the $I^{2} \mathrm{C}$ STOP bit) from the MAX7356 returns the contents of the switch control register repeatedly.

## Accessing the MAX7357/MAX7358 in Enhanced Mode

In enhanced mode, all 7 registers are enabled. These registers are autoincremented starting with the switch control register during each $\mathrm{I}^{2} \mathrm{C}$ transaction. When a new transaction begins, the switch control register is the first register accessed.
A single-byte write to the MAX7357 or MAX7358 sets the switch control register.
A 2-byte write to the MAX7357 or MAX7358 sets the switch control and configuration registers.
A 3-byte write to the MAX7357 or MAX7358 sets the switch control, configuration, and flush-out sequence registers.
A multibyte write to the MAX7357 or MAX7358 with more than three bytes sets the first three registers, then resets the pointer back to the switch control register ( $0 \times 00$ ) since the remaining registers are read only. Subsequent bytes of data, after 3 bytes, begin overwriting the first set of data starting with $0 \times 00,0 \times 01,0 \times 02$, then looping back to $0 \times 00$ again, and continuing until a STOP condition is received.
A single-byte read from the MAX7357 or MAX7358 returns the contents of the switch control register.

A multibyte read from the MAX7357 or MAX7358 returns contents of all 7 registers in sequence and repeats.
The internal register address count always begins with the switch control register, $0 \times 00$.

## Accessing the MAX7357/MAX7358

 in Basic ModeIn basic mode, only the switch control register is enabled.
A single-byte write to the MAX7357 or MAX7358 sets the switch control register.
A multibyte write to the MAX7357 or MAX7358 in basic mode writes repeatedly to the switch control register. The last byte written determines the contents of the register.
A single-byte read from the MAX7357 or MAX7358 returns the contents of the switch control register.
A multibyte read (2 or more bytes before the ${ }^{2} \mathrm{C}$ STOP bit) from the MAX7357 or MAX7358 returns the contents of the switch control register repeatedly.

## Writing to the MAX7356

The MAX7356's switch control register can be written by an ${ }^{2} \mathrm{C}$ write command starting with the device address for the MAX7356 and followed by data bytes. The last data byte is stored into the switch control register.
A write to the MAX7356 starts with the master transmitting the slave address with the R/W bit set low. The MAX7356 acknowledges the slave address. The master can then issue a STOP condition after the acknowledge (Figure 14), but typically the master proceeds to transmit one or more bytes of data. The MAX7356 acknowledges these subsequent bytes of data and updates the switch control register when the master issues a STOP condition (Figure 14).

## Writing to the MAX7357/MAX7358 in <br> Enhanced Mode

The MAX7357 and MAX7358 registers can be written by an ${ }^{2}{ }^{2} \mathrm{C}$ write command starting with the device address for the MAX7357 or MAX7358 and followed by data bytes. The first data byte is stored into the switch control register and subsequent data bytes are stored into the subsequent registers.
A write to the MAX7357 or MAX7358 starts with the master transmitting the slave address with the $R / \bar{W}$ bit set low. The MAX7357 or MAX7358 acknowledge the slave address. The master can then issue a STOP condition after the acknowledge (Figure 15), but typically

# 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 

the master proceeds to transmit one or more bytes of data. The MAX7357 or MAX7358 acknowledge these subsequent bytes of data and update corresponding registers with each new byte until the master issues a STOP condition (Figure 15).

## Writing to the MAX7357/MAX7358 in Basic Mode

The MAX7357 and MAX7358 switch control register can be written by an $1^{2} \mathrm{C}$ write command starting with the device address for the MAX7357 or MAX7358 and followed by data bytes. The last data byte is stored in the switch control register.
A write to the MAX7357 or MAX7358 starts with the master transmitting the slave address with the R/W bit set low. The device acknowledges the slave address. The master can then issue a STOP condition after the acknowledge (Figure 16), but typically the master proceeds to transmit one or more bytes of data. The MAX7357 or MAX7358 acknowledge these subsequent bytes of data and update the switch control register when the master issues a STOP condition (Figure 16).

Reading from the MAX7356
A read from the MAX7356 starts with the master transmitting the slave address with the $\mathrm{R} / \overline{\mathrm{W}}$ bit set high. The MAX7356 acknowledges the slave address. The master can read 1 byte from the switch control register and then issue a STOP condition (Figure 17). If the master reads more than one byte, the master upon reception acknowledges each byte. All bytes return the contents of the switch control register.

## Reading from the MAX7357/MAX7358

 in Enhanced Mode A read from the MAX7357 or MAX7358 starts with the master transmitting the slave address with the $\mathrm{R} / \overline{\mathrm{W}}$ bit set high. The device acknowledges the slave address. The master can read 1 byte from the device and then issue a STOP condition (Figure 18). In this case, the device transmits the data byte from the switch control register. Typically, the master reads 1 or 2 bytes with each byte being acknowledged by the master upon reception. The first data byte comes from the switch control register and subsequent data bytes come from the subsequent registers in order.

Figure 14. Writing to the MAX7356


Figure 15. Writing to the MAX7357 or MAX7358 in Enhanced Mode


Figure 16. Writing to the MAX7357 or MAX7358 in Basic Mode

## 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification



Figure 17. Reading the MAX7356


Figure 18. Reading the MAX7357 or MAX7358 in Enhanced Mode


Figure 19. Reading the MAX7357 or MAX7358 in Basic Mode

## Reading from the MAX7357/MAX7358

 in Basic ModeA read from the MAX7357 or MAX7358 in basic mode starts with the master transmitting the slave address with the R/W bit set high. The device acknowledges the slave address. The master can read 1 byte from the switch control register and then issue a STOP condition (Figure 19). If the master reads more than one byte, the master upon reception acknowledges each byte. All bytes return the contents of the switch control register.

## Applications Information

## Voltage Level Translation

The pass gates of the MAX7356/MAX7357/MAX7358 are designed so VDD can be used to limit the voltage levels transferred from one bus to another. The powersupply voltage of the part should be selected to be no larger than one VGSon (0.7V, typ) above the lowest bus voltage in the system. This ensures that the analog switches do not allow current to flow from higher voltage buses to lower voltage buses.

Chip Information
PROCESS: CMOS

# 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification 



Pin Configurations


## 1-to-8 I2C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 24 TSSOP | U24+1 | $\underline{\mathbf{2 1 - 0 0 6 6}}$ |
| 24 TQFN-EP | T2444+4 | $\underline{\mathbf{2 1 - 0 1 3 9}}$ |

