

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

General Description

The MAX77301 is a JEITA-compliant* lithium-ion linear battery charger that operates from a USB port, a dedicated charger, or universal adapter. The IC provides automatic adapter-type detection and enumeration with a USB host or hub. The IC integrates independent battery charge switch, current sense circuit, MOSFET pass elements, thermal regulation circuitry, and eliminates the external reverse-blocking Schottky diode to create the simplest and smallest USB-compliant charging solution.

The IC includes automated detection of charge adapter type, making it possible to distinguish USB 2.0 device, USB charger, dedicated charger devices as well as standard input adapters. See Table 2. When enumeration is enabled, the IC automatically negotiates with a USB host, making it possible to achieve the highest-charging current available from a USB 2.0 device or USB charger without processor intervention. The adapter type detection is compliant with USB 2.0 as well as battery charging Specification Revision 1.1.

The IC controls the charging sequence for single-cell Li+ batteries from battery detection, prequalification, fast charge, top-off, and charge termination. Charging is controlled using constant current, constant voltage and constant die-temperature (CCCVCTj) regulation for safe operation under all conditions. The IC is also compliant with JEITA battery charging requirements.

The Smart Power Selector feature makes the best use of limited USB or adapter power. Battery charge current is set independent of the input current limit. Power not used by the system charges the battery. The battery assists the input source when needed. System voltage is maintained by allowing the application to operate without a battery, a discharged battery, or a dead battery. Automatic input selection switches the system from battery to external power.

The I²C interface provides full programmability of battery charge characteristics, input current limit, and protection features. This provides flexibility for use with a wide range of adapter and battery sizes.

Other features include undervoltage lockout (UVLO), overvoltage protection (OVP), charge status flag, charge fault flag, input power-OK monitor, battery detection, JEITA-compliant charging, charge timer, 3.3V/10mA auxiliary output, and an external power-on switch.


Benefits and Features

- ♦ Enables Charging from a USB Port
- **♦** Automatic Detection of Adapter Type
- ♦ Input Current Up to 1500mA and Charging Current Up to 900mA
- **♦ Enumeration Without Processor Intervention**
- ♦ Supports USB Low-Speed and Full-Speed
- ♦ Compliant with USB 2.0 Specification and Battery Charging Specification (Revision 1.1)
- ♦ Compliant with Next Generation Low-Voltage Li-lon Battery Profiles
- ◆ Input Overvoltage Protection Up to 16V
- ♦ Smart Power Selector™ Allows Power Path Operation with Discharged or No Battery
- Battery Detection Including Packs with Open Protectors
- **♦ Thermal Regulation Prevents Overheating**
- ♦ LED Indicator for Charge Done, Precharge, and Time/Temperature Error
- ♦ Serial (400kHz) I²C-Compatible Interface
- ♦ 6µA (typ) Shutdown Current
- ♦ 2.44mm x 2.44mm, 25-Bump WLP Package

Applications

Bluetooth Headsets, PDAs, and MP3 Players Other Portable Devices

Simplified Operating Circuit



Ordering Information appears at end of data sheet.

Smart Power Selector is a trademark of Maxim Integrated Products, Inc.

*U.S. Patent # 6,507,172.

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX77301.related.

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

TABLE OF CONTENTS

General Description	
Benefits and Features	
Applications	
Simplified Operating Circuit	
Absolute Maximum Ratings	
Package Thermal Characteristics	
Electrical Characteristics	
Typical Operating Characteristics	
Bump Configuration	
Bump Description	
Detailed Description	
Data Contact Detection	
Power-On Reset	
Interrupt Request (<i>IRQ</i>)	
USB Interface	
D+ and D	
Low/Full Speed	
Adapter Detection	27
Low-Power Mode	27
USB Suspend	27
Keyboard Test Mode	
Wake-Up and USB Resume	30
USB Enumeration	
Smart Power Selector	
System Load Switch	
Input Limiter	
Setting Input Current Limit	
Minimum V _{SYS} Threshold	
Input Current Limit	
Power Monitor Output (<i>UOK</i>)	
0. (1.0)	

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

TABLE OF CONTENTS (continued)

Maxim Integrated 3

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

LIST OF FIGURES

Figure 23. I²C Write Operations46Figure 24. I²C Read Operations47Figure 25. Recommended PCB Layout for Full Speed66Figure 26. Recommended PCB Layout for Low Speed67

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

LIST OF TABLES	
Table 1. Status Registers	
Table 2. Adapter Type	
Table 3. Device Descriptor	
Table 4. VBUS Valid Input Range (Rising)	
Table 5. UOK States	
Table 6. CHG_TYPE	
Table 7. IBUS_DEF	
Table 8. CHG_STAT Output	
Table 9. I ² C Register Map	48
Table 10. CHIP_ID (Register 0x00)	49
Table 11. CHIP_REV (Register 0x01)	49
Table 12. STATUS_A (Register 0x02)	
Table 13. STATUS_B (Register 0x03)	51
Table 14. STATUS_C (Register 0x04)	
Table 15. EVENT_A (Register 0x05)	
Table 16. EVENT_B (Register 0x06)	
Table 17. IRQ_MASK_A (Register 0x07)	
Table 18. IRQ_MASK_B (Register 0x08)	
Table 19. USB_CNTL (Register 0x09)	
Table 20. BAT_CNTL (Register 0x10)	
Table 21. IBUS_CNTL (Register 0x0A)	
Table 22. CHARGER_CNTL_A (Register 0x0B)	
Table 23. CHARGER_CNTL_B (Register 0x0C)	60
Table 24. CHARGER_TMR (Register 0x0D)	61
Table 25. CHARGER_VSET (Register 0x0E)	62
Table 26. CHARGER_JEITA (Register 0x0F)	63
Table 27. PRODUCT_ID_A (Register 0x11)	64
Table 28. PRODUCT_ID_B (Register 0x12)	64
Table 29. VENDOR_ID_A (Register 0x13)	65
Table 30. VENDOR_ID_B (Register 0x14)	

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

ABSOLUTE MAXIMUM RATINGS

BUS_ to AGND0.3V to +16.0V INT_3V3 to AGND0.3V to +6V CHG_TYPE, IBUS_DEF, ENU_EN_HW, IRQ, D+, D-, UOK, CHG_STAT, BAT_, SYS_,	I_{BUS} and I_{SYS} Continuous Current (Note 1)
CEN, <u>STDB_EN_HW</u> to AGND0.3V to +6.0V XIN, THM, XOUT, to AGND0.3V to (V _{INT_3V3} + 0.3V) EXT_PWRON, SDA, SCL to AGND0.3V to (V _{SYS} + 0.3V) DGND to AGND0.3V to +0.3V	Operating Temperature

Note 1: IBUS = IBUS A + IBUS B; ISYS = ISYS A + ISYS B; IBAT = IBAT A + IBAT B

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 2)

WLP

Junction-to-Ambient Thermal Resistance (θ_{JA})52°C/W

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

(THM = AGND, CEN = INT_3V3, V_{BAT} = 4.2V, V_{BUS} , \overline{EXT} -PWRON, \overline{UOK} , \overline{IRQ} , CHG_TYPE, and \overline{CHG} -STAT are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
USB-TO-SYS PREREGULAT	ΓOR						
USB Operating Range	V _{BUS}	Initial V _{BUS} voltage charger	4.0		6.6	V	
USB Standoff Voltage		$V_{BAT} = V_{SYS} = 0V$,	I _{BUS} < 800μA			14	V
USB_OK Debounce Timer	t _{USB_DB}	Time from BUS with UOK goes high imp	nin valid range until pedance		30	50	ms
	UOK logic-low, V _{BUS} rising, 100mV hysteresis	Before initial detection of external device	3.85	4.0	4.15		
USB Undervoltage Lockout Threshold		UOK logic-low, V _{BUS} falling, customer UVLO	For > 500mA adapter and except for ILIM [2:0] = 000, 111	3.40	3.55	3.70	V
		UOK logic-low, V _{BUS} falling	USB 2.0 low-power device	3.75	3.9	4.05	
		UOK logic-low, V _{BUS} falling	USB 2.0 high-power device	3.95	4.1	4.25	
USB Overvoltage Protection Threshold		UOK logic-low, V _{BUS} rising, 100mV hysteresis		6.7	6.9	7.1	V

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

ELECTRICAL CHARACTERISTICS (continued)

(THM = AGND, CEN = INT_3V3, V_{BAT} = 4.2V, V_{BUS} , $\overline{EXT_PWRON}$, \overline{UOK} , \overline{IRQ} , CHG_TYPE, and $\overline{CHG_STAT}$ are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
	I _{DETECT}	Charge type detection I _{SYS} = I _{BAT} = 0mA	on,			0.5	
	I _{ENUMERATE}	USB 2.0 enumeration I _{SYS} = I _{BAT} = 0mA	on in progress,			100	
USB Input Supply Current (Notes 3, 4)	ISUSPEND	Suspended mode, I VSTDB_EN_HW = 0V				0.5	mA
		USB 2.0 low-power	$T_A = 0$ °C to +85°C			100	
	I _{USB_100mA}	device detected	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			102.5	
	I _{USB_500mA}	USB 2.0 high-power	r device detected			500	
	I _{SUS}	During suspend			0		
	I _{ENU}	During USB enumer	ration, $T_A = +25^{\circ}C$	80	90	98	
	I _{USB_LP}	USB 2.0 low-power $T_A = +25^{\circ}C$	device detected,	80	90	98	
	I _{USB_HP}	USB 2.0 high-power	r device detected	460	475	490	
		ILIM = 000, T _A = +25°C		80	90	98	
USB Input Current Limit		ILIM = 001 (default)		460	475	490	mA
		ILIM = 010 ILIM = 011 ILIM = 100 ILIM = 101			600		
	I				700		
	ILIMIT				900		
					1000		
		$ILIM = 110, T_A = +2$	25°C (Note 3)	1344	1500	1650	
		$ILIM = 110, T_A = -40$	1324	1500	1700		
V _{BUS_} to V _{SYS_} On-Resistance		V _{BUS} = 5V, I _{SYS} = 4	100mA		200	320	mΩ
V _{SYS} _to V _{BAT} _ Reverse Regulation		When SYS is in regulators, V _{SYS} falling, hysteresis	ulation and charging 50mV typical	V _{BAT} - 80mV	V _{BAT} - 50mV	V _{BAT} - 20mV	
Input Limiter Soft-Start Time		Input current ramp t	ime		50	100	μs
		THERM_REG = 00			90		
Thermal-Limit Start	-	THERM _REG = 01			100		
Temperature	T _{DIE_LIM}	THERM _REG = 10			110		°C
		THERM _REG = 11					
Thermal-Limit Triggers IRQ				T _D	IE_LIM + 1	0°C	°C
Thermal-Limit Gain		I _{SYS} reduction/die te	emperature		5		%/°C
SYS Regulation Voltage		V _{BAT} > 3.45V, I _{SYS}	= 1mA to 1.6A		140mV + V _{BAT}	210mV + V _{BAT}	V

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

ELECTRICAL CHARACTERISTICS (continued)

(THM = AGND, CEN = INT_3V3, V_{BAT} = 4.2V, V_{BUS} , $\overline{EXT_PWRON}$, \overline{UOK} , \overline{IRQ} , CHG_TYPE, and $\overline{CHG_STAT}$ are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL		CONDITIONS		MIN	TYP	MAX	UNITS	
			V_SYS = 00			3.4			
				T _A = 25°C	4.2	4.35	4.524		
Minimum SYS Regulation Voltage	V _{SYS_MIN} I _S	$V_{BUS} = 6V$, $I_{SYS} = 1$ mA to 1.6A	V_SYS = 01	T _A = -40°C to +85°C	4.185	4.35	4.524	V	
			V_SYS = 10			4.4]	
			V_SYS = 11			4.5			
Lindaryoltaga Lagikayit	V	V _{BUS_} = 5.5V r	rising			3.0		V	
Undervoltage Lockout	V _{SYS_UVLO}	$V_{BUS} = 5.5V f$	falling		2.6	2.85	3.1]	
CHARGER									
BAT-to-SYS On-Resistance		$V_{BAT} = 4.2V, I_{S}$	SYS = 200mA			55	80	mΩ	
	V _{BAT_UVLO_F}	V _{BAT} falling	BAT_UVLO_VP		2.15	2.40	2.65		
BAT Undervoltage Lockout	V _{BAT_UVLO_R}	V _{BAT} rising	(Register 0x10h	1)	2.45	2.70	70 2.95	V	
(Register $0x10h$, Bit $7 = 0$)	V _{BAT_UVLO_F}	V _{BAT} falling	BAT_UVLO_VPREQ = 0 (default, Register 0x10h)		1.60	1.85	2.10	_	
	V _{BAT_UVLO_R}	V _{BAT} rising			1.85	2.10	2.35		
Charger Soft-Start Time						1		ms	
		$V_{BAT} = 4.2V$	V _{BUS} not conne	ected		2	6		
BAT Leakage Current			V _{BUS} connecte V _{CEN} = 0V	d,		6	15	μA	
PRECHARGE MODE									
BAT Precharge Current	l _{PCHG}	V _{BAT} > 1.4V (N	Note 5)			50*		mA	
	V _{BAT_PCHG_F}	V _{BAT} falling	BAT_UVLO_VP	REQ = 1	2.60	2.70	2.80		
BAT Prequalification	V _{BAT_PCHG_R}	V _{BAT} rising	(Register 0x10h	1)	2.70	2.80	2.95	V	
Threshold	V _{BAT_PCHG_F}	V _{BAT} falling	BAT_UVLO_VP	REQ = 0	2.05	2.15	2.25]	
	V _{BAT_PCHG_R}	V _{BAT} rising	(default, Regist	er 0x10h)	2.15	2.25	2.40		
FAST-CHARGE MODE									
		I _{FCHG} = 000				100			
		I _{FCHG} = 010 (d	default)			200			
		I _{FCHG} = 001				300			
BAT Charge-Current Set	l==	I _{FCHG} = 110				370		, ma ^	
Range	I _{FCHG}	I _{FCHG} = 111				450		- mA -	
		I _{FCHG} = 011				600			
		I _{FCHG} = 100				800			
		I _{FCHG} = 101				900			

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

ELECTRICAL CHARACTERISTICS (continued)

(THM = AGND, CEN = INT_3V3, V_{BAT} = 4.2V, V_{BUS} , $\overline{EXT_PWRON}$, \overline{UOK} , \overline{IRQ} , CHG_TYPE, and $\overline{CHG_STAT}$ are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS		MIN	TYP	MAX	UNITS	
		V _{BAT} rising	BAT_FCHG	G = 00		3.8			
		threshold, where	BAT_FCHO	G = 01		3.9			
	VBAT_FCHG_R	charging current I _{FCHG} is reduced	BAT_FCH0 (default)	G = 10	3.88	4	4.12	V	
		to I _{TCHG}	BAT_FCHG	G = 11		4.1			
BAT Fast-Charge Threshold		V _{BAT} hysteresis, the falling threshold	BAT_FCHO	3_HYS		150			
	V	where charging current is increased	BAT_FCHC	G_HYS =		200			
	VBAT_FCHG_HYS	to I _{FCHG} is: VBAT_FCHG_HYS	BAT_FCHO = 10	G_HYS		250		- mV	
		= V _{BAT_FCHG_R} - V _{BAT_FCHG_F}	BAT_FCHO = 11	G_HYS		300			
TOP-OFF CHARGE MODE	T								
		V _{BAT} > 1.4V (Note 5)	TCHG = 00)		0.4 x			
						IFCHG		-	
			TCHG = 0	1		0.6 x I _{FCHG}			
Top-Off Charge Current	ITCHG					0.8 x		mA	
			TCHG = 10)	I _{FCHG}				
			TOLIC 1:	1 (dofolt)		1.0 x			
			TCHG = 1	(delauit)		I _{FCHG}			
		CHG_DONE = 000				10			
		CHG_DONE = 001				20			
		CHG_DONE = 010			30	40	50		
Charge DONE Qualification		CHG_DONE = 011			37.5	50	62.5		
(Note 3)	ICHG_DONE	CHG_DONE = 100	(default)		45	60	75	mA	
		CHG_DONE = 101				80		1	
		CHG_DONE = 110				100		1	
		CHG_DONE = 111				120			
		В	AT_REG = 00)		4.05			
		В	AT_REG = 01	1		4.10			
		В	$AT_REG = 10$)		4.15			
BAT Regulation Voltage	V _{BAT_REG}	I _{BAT} = 0mA	AT DEC	T _A = +25°C	4.179	4.200	4.221	V	
			AT_REG = 1 (default)	T _A = 0°C to +85°C	4.158	4.200	4.242		

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

ELECTRICAL CHARACTERISTICS (continued)

(THM = AGND, CEN = INT_3V3, V_{BAT} = 4.2V, V_{BUS} , $\overline{EXT_PWRON}$, \overline{UOK} , \overline{IRQ} , CHG_TYPE, and $\overline{CHG_STAT}$ are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	C	OND	ITIONS	MIN	TYP	MAX	UNITS
				T_RECHG = 00 fault)		-350		
BAT Recharge Threshold	V _{BAT_REC} HG	With respect to VBAT_REG	BA	Γ_RECHG = 10		-300		mV
			BA	Γ_RECHG = 01		-250		1
			BA	Γ_RECHG = 11		-200		
CHARGE TIMER								•
		From start of		PCHG_TMR = 00		30		
		precharge until	end	PCHG_TMR = 01		60		
Prequalification Timer	^t PCHG	of prequalification charge model	n	PCHG_TMR = 10 (default)		120		Minutes
		(Figure 10)		PCHG_TMR = 11		240		
				FCHG_TMR = 00		75		
		From start of		FCHG_TMR = 01		150		
Fast-Charge Timer	t _{FCHG}	fast charge until maintains charge		FCHG_TMR = 10		300		Minutes
		, ,	FCHG_TMR = 11 Default		600			
				MTCHG_TMR = 10 (default)		0		
Maintain-Charge Timer	^t MTCHG	(Figure 11)		MTCHG_TMR = 01		15		Minutes
_				MTCHG_TMR = 00		30		
				MTCHG_TMR = 11		60]
Timer Accuracy					-30		+30	%
Timer Extend Threshold		Percentage of cl		e current below which at half speed		50		%
Timer Suspend Threshold		Percentage of cl timer clock paus		e current below which		20		%
INSERTION AND REMOVAL	DETECTION	•					,	
BAT Discharge Current	I _{DIS}	$1V \le V_{BAT} \le 4.2V_{BAT}$	√, C _B	_{AT} ≤ 10μF	0.375		1.125	mA
BAT Discharge Time	t _{DIS}			res if V _{BAT} drop > , battery cap ≤ 10µF		150		ms
Charge Debounce Timer	t _{DB}	Delay before checking charge done		100	150	200	ms	
Battery Detecting Current	I _{BAT} DET	Charging in proc charge or mainta if I _{BAT} < I _{BAT} _DE	ain ch		1	3	5	mA
ADAPTER TYPE DETECTION	N							
D- Current Sink	I _{DM_SINK}				50	100	150	μΑ
D+ Current source	I _{DP_SRC}				7		13	μΑ

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

ELECTRICAL CHARACTERISTICS (continued)

(THM = AGND, CEN = INT_3V3, V_{BAT} = 4.2V, V_{BUS} , $\overline{EXT_PWRON}$, \overline{UOK} , \overline{IRQ} , CHG_TYPE, and $\overline{CHG_STAT}$ are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
D- Weak Current Sink	I _{DM_CD_PD}				0.1	μΑ
D+ Source Voltage	V _{DP_SRC}	I _{DP_SRC} = 200μA	0.5	0.6	0.7	V
D+ Detection Threshold	V _{DAT_REF}		0.25	0.32	0.40	V
D- Logic-High Threshold	V _{DM_IH}		0.8		2.0	V
D+ Logic-High Threshold	V _{DP_IH}		0.8		2.0	V
	DP_25% DM_25%		23.75	25.0	26.25	
	DM_34%	Detection threshold for custom	32.3	34	35.7]
D+/D- Detection Threshold	DP_47% DM_47%	chargers as % of V _{BUS}	44.65	47.00	49.4	%
	DP_60% DM_60%		57	60	63	
D- Pulldown Resistor	R _{DM_DWN}		14.25		24.8	kΩ
D- Pullup Resistor	R _{DM_PU}	External resistor = 33Ω , low speed only	1.425	1.500	1.575	kΩ
D+ Pullup Resistor	R _{DP_PU}	External resistor = 33Ω , full speed only	1.425	1.500	1.575	kΩ
D+ Charger Detection Pullup Resistor	R _{DP_CD_PU}	R _{DP_CD_PU} connected to INT_3V3	200	330	600	kΩ
Data Contact Detection Debounce Timer	tDCD_DBNC			30		ms
D+ Source On Time	t _{DP_SRC_ON}		100			ms
D+ Source to High-Current Time	^t DP_SRC_HC		40			ms
Enumeration Time Limit	^t ENUM	Time from start of enumeration process until enumeration		10		S
Reenumeration Timer	^t RE_ENUM	Time from suspend mode until it re- enumerates, RWU_EN = 1		100		ms
Reconnect Timer	[†] FAULT	Time from failed enumeration to adapter type detection reenabled, nENU_EN = 0		3		S
Detecting Time		D+/D- open power source nENU_EN = 1		100		ms
Enumeration Fail to Reconnect Timer	[†] ENU_FAULT	Time from enumeration fail at 500mA until enumeration is retried at 100mA or time from enumeration fail at 100mA until reconnect timer is started		87		ms
XIN, XOUT PINS						
Oscillator Frequency Accuracy		Internal oscillator (low speed), T _A = +25°C	5.91	6.00	6.09	MHz
XIN, XOUT Input Capacitance		With external crystal (full speed)		3		pF

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

ELECTRICAL CHARACTERISTICS (continued)

(THM = AGND, CEN = INT_3V3, V_{BAT} = 4.2V, V_{BUS} , $\overline{EXT_PWRON}$, \overline{UOK} , \overline{IRQ} , CHG_TYPE, and $\overline{CHG_STAT}$ are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
XIN Input Current		With external crystal	(full speed)			10	μΑ
XIN Logic-High Input Voltage				0.667 x V _{INT_3V3}		V _{INT_3V3}	V
XIN Logic-Low Input Voltage						0.4	V
THERMISTOR MONITOR (T	НМ)						
THM Hot Threshold	T ₄	V _{THM} raising, 2% hys	steresis		32.2		
THM Warm Threshold	T ₃	V _{THM} raising, 2% hys	steresis		46.5		% of
THM Cool Threshold	T ₂	V _{THM} falling, 2% hys	teresis		81.9		V _{INT_3V3}
THM Cold Threshold	T ₁	V _{THM} falling, 2% hys	teresis		88.7		
THM Disable Threshold		V _{THM} falling, 2% hys	teresis		3.4		
THM Input Impedance	THM _{ZIN}	High impedance who	en no BUS or THM is	500			kΩ
T. 18.4.1		THM = AGND	$T_A = +25^{\circ}C$	-1	0.001	+1	
THM Input Leakage		THERM_EN = 0	T _A = +85°C		0.01		μΑ
EXT_PWRON	I	<u> </u>					Į.
Logic-Low Output Voltage		Sinking 10mA			35	100	mV
High-Impedance Time	^t EXT_PWR_RESET	Time where EXT_PW impedance during tra EXT_PWRON low sta	ansition between two		63		ms
CHARGER STATUS (CHG_S	STAT)			1			L
Logic-Low Output Voltage	,	Sinking 10mA			35	100	mV
Blink Period for Temperature Suspend Mode		50% duty cycle, batte	ery present		1.5		S
Blink Period for Timeout Mode		50% duty cycle, batte	ery present		0.15		S
LOGIC I/O: UOK, CEN, ENU	_EN_HW, CHG_T	YPE, IBUS_DEF, IRQ	, SDA, SCL, STDB_E	N_HW			
		High level		1.3			
Logic Input Voltage		High level for SDA and SCL		1.4			V
		Low level				0.4	
Logic Input-Leakage		$V_{BUS} = 0V \text{ to } 5.5V$	$T_{A} = +25^{\circ}C$ $T_{A} = +85^{\circ}C$		0.001	1	μΑ
Current		AROS - 04 (0.9.94	$T_A = +85^{\circ}C$		0.01		μΑ
Logic-Low Output Voltage (CHG_TYPE, IRQ, UOK, Only)		Sinking 10mA			35	100	mV

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

ELECTRICAL CHARACTERISTICS (continued)

(THM = AGND, CEN = INT_3V3, V_{BAT} = 4.2V, V_{BUS} , $\overline{EXT_PWRON}$, \overline{UOK} , \overline{IRQ} , CHG_TYPE, and $\overline{CHG_STAT}$ are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
Logic-High Output-Leakage			$T_A = +25^{\circ}C$		0.001	1	
Current (CHG_TYPE, IRQ, UOK, Only)		$V_{SYS} = 5.5V$	T _A = +85°C		0.01		μΑ
UOK Blink Period During		Only for USB automa			1.5		s
USB Suspend		suspend mode, 50%	duty cycle				
UOK Blink Period with Open D+/D- Detected		50% duty cycle			0.15		S
I ² C INTERFACE (See Figure	e 19) (Note 3)						
Clock Frequency						400	kHz
Bus-Free Time Between START and STOP	t _{BUF}			1.3			μs
Hold Time Repeated START Condition				0.6			μs
SCL Low Period	t _{LOW}			1.3			μs
SCL High Period	tHIGH			0.6			μs
Setup Time Repeated START Condition	t _{SU_STA}			0.6			μs
SDA Hold Time	tHD_DAT			0		,	μs
SDA Setup Time	t _{SU_DAT}			100			ns
Maximum Suppressed Pulse Width	-	Width of spikes that by the input filter of the signals			50		ns
Setup Time for STOP Condition	tsu_sto			0.6			μs
USB DATA INTERFACE							
Differential-Receiver Input Sensitivity	IV _{D+} - V _{D-} I			0.2			V
Differential-Receiver Common-Mode Voltage				0.8		2.5	V
D+, D- Input Impedance				300			kΩ
D+, D- Output Low Voltage	V _{OL}	$R_{LOAD} = 1.5k\Omega$ from	1 V _{D-} to 3.6V			0.3	V
D+, D- Output High Voltage	V _{OH}	$R_{LOAD} = 15k\Omega$ from	D+ and D- to AGND	2.8		3.6	V
Driver Output Impedance		Excludes external re	sistor	2	7	11	Ω
BUS Idle Time	[†] IDLE		adapter type is 2.0 device; time BUS is ng current is reduced		3		ms

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

ELECTRICAL CHARACTERISTICS (continued)


(THM = AGND, CEN = INT_3V3, V_{BAT} = 4.2V, V_{BUS} , $\overline{EXT_PWRON}$, \overline{UOK} , \overline{IRQ} , CHG_TYPE, and $\overline{CHG_STAT}$ are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN TYP MAX		UNITS		
USB Host Remote Wake-Up Timer	t _{RWU}	Time delay from suspend mode until it requests the host for a remote wake-up		100		ms	
D. D. Dina Tima (Nata 2)		$C_L = 50pF$ to 600pF, low speed only	75		250		
D+, D- Rise Time (Note 3)	t _{RISE}	C _L = 50pF, full speed only	4		20	ns	
D. D. F-II Time - (NI-t- 0)		C _L = 50pF to 600pF, low speed only	75	75 250			
D+, D- Fall Time (Note 3)	t _{FALL}	C _L = 50pF to 600pF, full speed only	4		20	ns	
Rise/Fall-Time Matching		C _L = 50pF to 600pF, low speed only	80		120	0/	
(Note 3)		C _L = 50pF to 600pF, full speed only	90		110	- %	
Output-Signal Crossover Voltage		C _L = 50pF to 600pF, low speed only	1.3		2.0	V	
INT_3V3 REGULATOR							
INT_3V3 Voltage		$V_{BUS} = 5V$, $I_{INT_3V3} = 0$ to 10mA	3.0	3.3	3.6	V	
ESD PROTECTION (D+, D-, I	BUS_)						
Human Body Model		BUS bypassed with 1µF to AGND		±8	·	kV	


- Note 2: Specifications are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design and characterization.
- Note 3: Guaranteed by design. Limits not production tested.
- Note 4: Sum of input current limit and current used for INT_3V3.
- Note 5: Maximum charging current is adaptively regulated to IILIM ISYS though maximum ICHG.

Typical Operating Characteristics

(Circuit of Figure 1, $T_A = +25$ °C unless otherwise noted.)










JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration


Typical Operating Characteristics (continued)


(Circuit of Figure 1, $T_A = +25$ °C unless otherwise noted.)




















JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration


Typical Operating Characteristics (continued)


(Circuit of Figure 1, $T_A = +25$ °C unless otherwise noted.)




















JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration


Typical Operating Characteristics (continued)


(Circuit of Figure 1, $T_A = +25$ °C unless otherwise noted.)
















JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration


Typical Operating Characteristics (continued)


(Circuit of Figure 1, $T_A = +25$ °C unless otherwise noted.)







200ms/div












JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration


Typical Operating Characteristics (continued)

(Circuit of Figure 1, $T_A = +25$ °C unless otherwise noted.)










JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

Bump Configuration



Bump Description

BUMP	NAME	FUNCTION	
A1	IBUS_DEF	Logic Input that Sets Input Current Limit. Only valid when enumeration is disabled or D+/D- are open. Logic-high programs the ILIM[2:0] register value. Logic-low sets the input current limit at 100mA.	
		Low	Input current limit = 100mA
		High	Input current limit = ILIM[2:0] (default = 500mA)
A2	CHG_TYPE	Open-drain Output. Used to signal to the processor the current capability of the external adapter. Connect this pin to ground if not used.	
		CHG_TYPE	ADPATER TYPE
		Low	USB 2.0 host 100mA or ILIM = 100mA
		High impedance	ILIMIT≥ 500mA
A3, B3	BAT_A BAT_B	Li+ Battery Connection (V _{BAT}). Connect a single-cell Li+ battery from V _{BAT} to ground. Bypass V _{BAT} to DGND with a 10µF X5R or X7R ceramic capacitor. Both BAT_A and BAT_B must be connected together externally.	

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

Bump Description (continued)

BUMP	NAME	FUNCTION	
A4, B4	SYS_A SYS_B	System Supply Output (V_{SYS}). Connect SYS_A and SYS_B to the system load. When a valid voltage is present at V_{BUS} , V_{SYS} is programmed by the greater of register V_SYS[1:0] or V_{BAT} + 0.14V (typ). When V_{BUS} is not present the SYS voltage is set to the battery voltage minus a small voltage drop determined by the system load.	
		Bypass V _{SYS} to DGND with a 10µF X5R or X7R ceramic capacitor. SYS_A and SYS_B must be connected together externally.	
A5, B5	BUS_A BUS_B	USB Power Input (V _{BUS}). Connect input power source to BUS_A and BUS_B.	
		Bypass V _{BUS} to DGND with a 10µF X5R or X7R ceramic capacitor. BUS_A and BUS_B must be connected together externally.	
B1	ENU_EN_HW	Automatic Enumeration Enable. ENU_EN_HW is a logic-low input used to enable USB enumeration. Connect ENU_EN_HW to AGND to allow the IC to automatically perform enumeration. Connect to INT_3V3 or drive logic-high to disable automatic enumeration and enable adapter detection. In case of USB host/hub, do not initiate USB enumeration, but set input current according to IBUS_DEF.	
		The nENU_EN_HW_MASK bit is used to determine if nENU_EN is controlled by ENU_EN_HW logic input or if controlled by I ² C directly.	
B2	EXT_PWRON	Open-Drain Output. Used to enable other parts of the system when valid supply is present. Connect this pin to ground if not used.	
C1	XIN	Crystal Oscillator Input. For full-speed operation, connect XIN to one side of a parallel resonant 12MHz ±0.25% crystal and a 33pF capacitor to AGND. XIN can also be driven by an external clock referenced to INT_3V3.	
		For low-speed operation only, a crystal or clock signal is not required. Connect XIN to AGND and connect XOUT to INT_3V3. In this case the internal oscillator is used, and only low-speed operation is supported.	
C2	SDA	Data Input for I ² C Serial Interface. Connect an external $2.2k\Omega$ pullup resistor from SDA to the logic supply. SDA is high impedance when off.	
C3	ŪOK	Active-Low Adapter Type Detection. \overline{UOK} is an open-drain output that pulls low when adapter detection is successfully completed. In USB suspend mode, \overline{UOK} flashes with a duty cycle of 50% and a period of 1.5s. When D+/D- open is detected and bit nENU_EN = 1, the \overline{UOK} pin flashes with a duty cycle of 50% and a period of 0.15s. When no adapter is detected, \overline{UOK} is high impedance. Connect this pin to ground if not used.	
C4	STDB_EN_HW	Standby Mode Enable. STDB_EN_HW is a logic-low input used to force the IC into suspend mode. Connect STDB_EN_HW to INT_3V3 or drive logic high for automatic detect mode. In automatic detect mode the IC determines when to enter suspend mode depending on the status of SUS_EN register and USB conditions.	
		The nSTDB_EN_HW_MASK bit determines if nSTDB_EN is controlled by STDB_EN_HW logic input or if controlled by I ² C directly.	
C5	AGND	Analog Ground. Connect AGND to quiet ground, including crystal oscillator and INT_3V3 ground nodes.	
D1	XOUT	Crystal Oscillator Output. For full-speed operation, connect XOUT to one side of a parallel resonant 12MHz ±0.25% crystal and a 33pF capacitor to AGND. Connect XOUT unconnected if XIN is driven by an external clock.	
		For low-speed operation only, a crystal or clock signal is not required. Connect XOUT to INT_3V3 and connect XIN to AGND. In this case the internal oscillator is used, and only low-speed operation is supported.	

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

Bump Description (continued)

ВИМР	NAME	FUNCTION	
D2	SCL	Clock Input for Serial Interface. Connect an external 2.2 k Ω pullup resistor from SCL to the logic supply. SCL is high impedance when off.	
D3	CEN	Charger Enable Input. Logic-high input used to control charge status. Connect CEN to logic-high to enable battery charging when a valid source is connected at V _{BUS} . Connect to AGND or drive logic-low to disable battery charging. The CEN_MASK bit is used to determine if CHG_EN is controlled by CEN logic input or if controlled by I ² C directly.	
D4	CHG_STAT	Charge Status Output. Logic-low open drain output indicating battery charging. When a temperature fault is detected, the output is pulsed at 50% duty cycle with a period of 1.5s. When a charge timer fault is detected CHG_STAT is pulsed at 50% duty cycle with a period of 0.15s. When no battery is connected, CHG_STAT is pulsed at a 0.1s period and 10%–20% duty cycle. Connect this pin to ground if not used.	
D5	D+	USB D+ Signal. Connect a 33Ω resistor between D+ a USB connector to add signal integrity.	
E1	ĪRQ	Interrupt Request. Logic-low open-drain output that indicates when an interrupt has occurred.	
E2	THM	Thermistor Input. Battery temperature detect input. Connect a negative temperature coefficient (NTC) thermistor close to the battery pack. Connect the other thermistor lead to AGND. Connect a pullup resistor from THM to INT_3V3 (47k Ω pullup resistor is recommended with a 100k Ω thermistor). Connect to AGND to disable this feature. Note the thermistor and pullup resistor are required for battery NTC detection mode.	
E3	INT_3V3	3.3V Logic Supply Output. Connect a 1µF capacitor from INT_3V3 to AGND. The output is rated for up to a 10mA load. The INT_3V3 output is active whenever a valid voltage is present on BUS_ pins.	
E4	DGND	Digital Ground. Connect DGND to power ground, including input capacitor, system capacitor, and battery capacitor ground nodes.	
E5	D-	USB D- Signal. Connect a 33Ω resistor between D- a USB connector.	

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration




Figure 1. Block Diagram and Typical Application Circuit

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration

Detailed Description

The MAX77301 is a USB-compliant linear battery charger that operates from a USB port, a dedicated charger, or a universal adapter. The IC provides automatic detection of adapter type and enumeration with a USB host. All power switches and charging circuitry is integrated.

The IC is capable of negotiating more than 100mA of charging current from a USB host or hub without processor intervention. Alternatively, the IC automatically detects a dedicated charger and sets the input current limit accordingly. The battery charge current and the input current limit can be set up to 900mA and 1500mA, respectively. If enumeration is disabled or a nonvalid adapter is connected to the IC the current depends on the logic level of IBUS_DEF (IBUS_DEF logic-low sets the current limit to 100mA; logic-high sets the current limit to register value ILIM[2:0] (default = 500mA).

Data Contact Detection

USB plugs are designed so that when the plug is inserted into the receptacle, the power pins make contact before the data pins make contact. This ensures that BUS voltage is applied to data pin contact.

To detect when the data pins have made contact, the data pins are prebiased so at least one of the data pins changes state. When this change is detected, the IC is allowed to check which type of port is attached.

The IC has two different modes of operation during the data contact detection.

The first mode allows up to 3s (see the *Electrical Characteristics* table) for the D+/D- to be connected. If D+/D- are still open after 3s, an interrupt is issued and the IC allows the input current to be user defined. The IC continues to monitor D+ and D- for connection.

The second mode occurs when enumeration is disabled. In this mode, the IC initiates with user defined current limit and then transitions to the ideal charging current determined by the USB enumeration engine.

Power-On Reset

To guarantee the correct startup, the IC triggers poweron reset when a valid adapter or battery is detected. Power-on reset ensures that all I²C registers are set to the default values. When only a battery is connected to the IC and the battery voltage is above V_{BAT_UVLO_F} all internal circuitry is powered down except the internal BAT to SYS switch, UVLO comparator, and I²C. If the battery voltage drops below V_{BAT_UVLO_F}, the I²C interface and the BAT to SYS switch are disabled.

If a valid power source is present at the BUS input, the mode of operation depends on the battery voltage.

For battery voltage above V_{BAT_UVLO_F}: The system is supported by battery power when the external adapter current limit is exceeded.

For battery voltage below VBAT_UVLO_F: The system cannot be supported by an external adapter and battery power. The IC enters fault mode and the charger input current is disabled. This is done to ensure that system does not continuously attempt to start up with an underpowered adapter. Exit this mode by disconnecting the adapter. Use this mode to disconnect the charger.

Interrupt Request (IRQ)

 $\overline{\mbox{IRQ}}$ is an active-low, open-drain output signal that indicates an interrupt event has occurred and status information is available in the EVENT_ and STATUS_ registers. Interrupts indicate temperature and voltages and current fault conditions. Events are triggered by a state change in the associated register. The event registers are reset to default condition when read. When the EVENT_ registers are read in page mode the $\overline{\mbox{IRQ}}$ is not released until the last bit been read. New interrupt events are held until a complete read of all registers has occurred.

USB Interface

An integrated USB peripheral controller provides autoenumeration in full-speed and low-speed modes. The USB controller completes the following tasks:

- · Adapter type detection, or
- USB enumeration with USB type inputs

With no crystal oscillator, the IC operates in USB low-speed mode. An external 12MHz crystal oscillator and decouling capacitors are required for USB full-speed mode. This flexibility allows the IC to interface with any USB connector type.

JEITA-Compliant, Li+ Charger with Smart Power Selector, Automatic Detection, and USB Enumeration




Figure 2. Power-On Reset State Diagram