

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China








# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

#### **General Description**

The MAX77650/MAX77651 provide highly-integrated battery charging and power supply solutions for low-power wearable applications where size and efficiency are critical. Both devices feature a SIMO buck-boost regulator that provides three independently programmable power rails from a single inductor to minimize total solution size. A 150mA LDO provides ripple rejection for audio and other noise-sensitive applications. A highly configurable linear charger supports a wide range of Li+ battery capacities and includes battery temperature monitoring for additional safety (JEITA).

The devices include other features such as current sinks for driving LED indicators and an analog multiplexer that switches several internal voltage and current signals to an external node for monitoring with an external ADC. A bidirectional I<sup>2</sup>C interface allows for configuring and checking the status of the devices. An internal on/off controller provides a controlled startup sequence for the regulators and provides supervisory functionality when the devices are on. Numerous factory programmable options allow the device to be tailored for many applications, enabling faster time to market.

#### Simplified Application Circuit



#### **Benefits and Features**

- Highly Integrated
  - Smart Power Selector™ Li+/Li-Poly Charger
  - 3 Output, Single-Inductor Multiple-Output (SIMO) Buck-Boost Regulator
  - 150mA LDO
  - · 3-Channel Current Sink Driver
  - · Analog MUX Output for Power Monitoring
- Low Power
  - 0.3µA Shutdown Current
  - 5.6µA Operating Current (3 SIMO Channels + LDO)
- Charger Optimized for Small Battery Size
  - Programmable Fast-Charge Current from 7.5mA to 300mA
  - Programmable Battery Regulation Voltage from 3.6V to 4.6V
  - Programmable Termination Current from 0.375mA to 45mA
  - JEITA Battery Temperature Monitors Adjust Charge Current and Battery Regulation Voltage for Safe Charging
- Flexible and Configurable
  - I<sup>2</sup>C Compatible Interface and GPIO
  - · Factory OTP Options Available
- Small Size
  - 2.75mm x 2.15mm x 0.7mm WLP Package
  - 30-Bump, 0.4mm-Pitch WLP, 6x5 Array
  - Small Total Solution Size (19.2mm<sup>2</sup>)

#### **Applications**

- Bluetooth Headphones/Hearables
- Fitness, Health, and Activity Monitors
- Portable Devices
- Internet of Things (IoT)

Ordering Information appears at end of data sheet.

Smart Power Selector is a trademark of Maxim Integrated Products. Inc.



### Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

#### **TABLE OF CONTENTS**

General Description	
Benefits and Features	
Applications	
Simplified System Diagram	
Absolute Maximum Ratings	
Package Information	
Electrical Characteristics—Top Level	
Electrical Characteristics—Global Resources	
Electrical Characteristics—Smart Power Selector Charger	
Electrical Characteristics—Adjustable Thermistor Temperature Monitors	
Electrical Characteristics—Analog Multiplexer and Power Monitor AFEs	
Electrical Characteristics—SIMO Buck-Boost	
Electrical Characteristics—LDO	
Electrical Characteristics—Current Sinks	
Electrical Characteristics—I <sup>2</sup> C Serial Interface	
Typical Operating Characteristics	
Pin Configuration	
Pin Description	
Detailed Description	
Support Materials	
Top-Level Interconnect Simplified Diagram	
Global Resources	
Features and Benefits	
Voltage Monitors	
SYS POR Comparator	
SYS Undervoltage Lockout Comparator	
SYS Overvoltage Lockout Comparator	
nEN Enable Input	
nEN Manual Reset	
nEN Dual-functionality: Push-Button vs. Slide-Switch	39
Interrupts (nIRQ)	39
Reset Output (nRST)	39
Power Hold Input (PWR_HLD)	39
General-Purpose Input Output (GPIO)	40
On/Off Controller	
Flexible Power Sequencer	46
Debounced Inputs (nEN, GPI, CHGIN)	49
Smart Power Selector Charger	

# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

TABLE OF CONTENTS (CONTINUED)	
Features	
Charger Symbol Reference Guide	51
Smart Power Selector	
Input Current Limiter	
Minimum Input Voltage Regulation	
Minimum System Voltage Regulation	
Die Temperature Regulation	
Charger State Machine	
Charger Off State	54
Prequalification State	
Fast-Charge States	
Top-Off State	
Done State	
Prequalification Timer Fault State	54
Fast-Charge Timer Fault State	
Battery Temperature Fault State	
JEITA-Modified States	
Typical Charge Profile	
Charger Applications Information	
Configuring a Valid System Voltage	
CHGIN/SYS/BATT Capacitor Selection	
Adjustable Thermistor Temperature Monitors	57
Thermistor Bias	
Configurable Temperature Thresholds	
Thermistor Applications Information	
Using Different Thermistor $\beta$	
NTC Thermistor Selection	
Analog Multiplexer & Power Monitor AFEs	61
Measuring Battery Current	62
Method for Measuring Discharging Current	62
Method for Measuring Charging Current	62
SIMO Buck-Boost	63
SIMO Benefits and Features	63
SIMO Control Scheme	64
SIMO Soft-Start	64
SIMO Registers	64
SIMO Active Discharge Resistance	64
SIMO Applications Information	65
SIMO Available Output Current	65

# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

TABLE OF CONTENTS (CONTINUED)	
Inductor Selection	65
Input Capacitor Selection	66
Boost Capacitor Selection	66
Output Capacitor Selection	66
SIMO Switching Frequency	66
Unused Outputs	67
LDO	67
Features	67
LDO Simplified Block Diagram	67
LDO Active Discharge Resistor	67
LDO Soft-Start	68
LDO Applications Information	68
Input and Output Capacitor Selection	68
Current Sinks	71
Current Sink Applications Information	71
LED Assignment	71
Unused Current Sink Ports	71
I <sup>2</sup> C Serial Interface	72
I <sup>2</sup> C System Configuration	72
I <sup>2</sup> C Interface Power	72
I <sup>2</sup> C Data Transfer	72
I <sup>2</sup> C Start and Stop Conditions	72
I <sup>2</sup> C Acknowledge Bit	73
I <sup>2</sup> C Slave Address	73
I <sup>2</sup> C Clock Stretching	74
I <sup>2</sup> C General Call Address	74
I <sup>2</sup> C Device ID	74
I <sup>2</sup> C Communication Speed	74
I <sup>2</sup> C Communication Protocols	75
Writing to a Single Register	75
Writing Multiple Bytes to Sequential Registers	76
Reading from a Single Register	
Reading from Sequential Registers	
Engaging HS-mode for operation up to 3.4MHz	78
Typical Application Circuit	79
Ordering Information	80
Revision History	81

# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

LIST OF FIGURES	
Figure 1. Top-Level Interconnect Simplified Diagram	37
Figure 2. nEN Usage Timing Diagram	39
Figure 3. GPIO Block Diagram	
Figure 4. Top-Level On/Off Controller	43
Figure 5. Power-Up/Power-Down Sequence	45
Figure 6. Flexible Power Sequencer Basic Timing Diagram	46
Figure 7. Startup Timing Diagram Due to nEN	47
Figure 8. Startup Timing Diagram Due to Charge Source Insertion	48
Figure 9. Debounced Inputs	49
Figure 10. Linear Charger Simplified Block Diagram	50
Figure 11. Charger Simplified Control Loops	51
Figure 12. Charger State Diagram	53
Figure 13. Example Battery Charge Profile	55
Figure 14. Thermistor Logic Functional Diagram	57
Figure 15. Safe-Charging Profile Example	58
Figure 16. Thermistor Bias State Diagram	59
Figure 17. Thermistor Circuit with Adjusting Series and Parallel Resistors	60
Figure 18. SIMO Detailed Block Diagram	63
Figure 19. LDO Capacitance for Stability	69
Figure 20. LDO Simplified Block Diagram	69
Figure 21. Current Sink Block Diagram	70
Figure 22. I <sup>2</sup> C Simplified Block Diagram	71
Figure 23. I <sup>2</sup> C System Configuration	72
Figure 24. I <sup>2</sup> C Start and Stop Conditions	72
Figure 25. Acknowledge Bit	73
Figure 26. Slave Address Example	73
Figure 27. Writing to a Single Register with the Write Byte Protocol	75
Figure 28. Writing to Sequential registers X to N	76
Figure 29. Reading from a Single Register with the Read Byte Protocol	77
Figure 30. Reading Continuously from Sequential Registers X to N	77
Figure 31. Engaging HS Mode	78

# Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

LIST OF TABLES	
Table 1. Regulator Summary	36
Table 2. On/Off Controller Transition/State	44
Table 3. Charger Quick Symbol Reference Guide	51
Table 4. Trip Temperatures vs. Trip Voltages for Different NTC β	59
Table 5. Example R <sub>S</sub> and R <sub>P</sub> Correcting Values for NTC β Above 3380K	60
Table 6. NTC Thermistors	60
Table 7. AMUX Signal Transfer Functions	61
Table 8. Battery Current Direction Decode	62
Table 9. SIMO Available Output Current for Common Applications	65
Table 10. Example Inductors	65
Table 11. I <sup>2</sup> C Slave Address Options	.74

### Ultra-Low Power PMIC with 3-Output SIMO and Power Path Charger for Small Li+

#### **Absolute Maximum Ratings**

nEN, PWR_HLD, nIRQ, nRST to GND0.3V to V <sub>SYS</sub> + 0.3V	IN_SBB to PGND0.3V to +6.0V
SCL, SDA, GPIO to GND0.3V to V <sub>IO</sub> + 0.3V	LXA Continuous Current (Note 3)1.2A <sub>RMS</sub>
CHGIN to GND0.3V to +30.0V	LXB Continuous Current (Note 4)1.2A <sub>RMS</sub>
SYS, BATT to GND0.3V to +6.0V	SBB0, SBB1, SBB2 to PGND (Note 2)0.3V to +6.0V
SYS to IN_SBB0.3V to +0.3V	BST to IN_SBB0.3V to +6.0V
V <sub>L</sub> to GND0.3V to +6.0V	BST to LXB0.3V to +6.0V
AMUX, THM, TBIAS to GND0.3V to +6.0V	SBB0, SBB1, SBB2 Short-Circuit DurationContinuous
nIRQ, nRST, SDA, AMUX, GPIO Continous Current±20mA	PGND to GND0.3V to +0.3V
CHGIN Continuous Current1.2A <sub>RMS</sub>	LGND to GND0.3V to +0.3V
SYS Continuous Current1.2A <sub>RMS</sub>	Operating Temperature Range40°C to +85°C
BATT Continuous Current (Note 1)1.2A <sub>RMS</sub>	Junction Temperature+150°C
LDO to GND (Note 2)0.3V to V <sub>IN LDO</sub> + 0.3V	Storage Temperature Range65°C to +150°C
IN_LDO, V <sub>IO</sub> to GND0.3V to the lower of	Soldering Temperature (reflow)+260°C
$(V_{SYS} + 0.3V)$ and +6.0V	Continuous Power Dissipation (Multilayer Board)
LED0, LED1, LED2 to LGND0.3V to +6.0V	(T <sub>A</sub> = +70°C, derate 20.4mW/°C above +70°C)1632mW

- **Note 1:** Do not repeatedly hot-plug a source to the BATT terminal at a rate greater than 10Hz. Hot plugging low-impedance sources results in an ~8A momentary (~2µs) current spike.
- Note 2: When the active discharge resistor is engaged, limit its power dissipation to an average of 10mW.
- Note 3: LXA has internal clamping diodes to PGND and IN\_SBB. It is normal for these diodes to briefly conduct during switching events. Avoid steady-state conduction of these diodes.
- Note 4: Do not externally bias LXB. LXB has an internal low-side clamping diode to PGND, and an internal high-side clamping diode that dynamically shifts to the selected SIMO output. It is normal for these internal clamping diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to V<sub>SBBO</sub> + 0.3V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### **Package Information**

PACKAGE CHARACTERISTICS	VALUES
Package Code	W302H2+1
Outline Number	21-100047
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction-to-Ambient (θ <sub>JA</sub> )	49°C/W (2s2p board)

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

### **Package Information (continued)**



### **Electrical Characteristics—Top Level**

 $(V_{CHGIN} = 0V, V_{SYS} = V_{BATT} = V_{IN\_SBB} = V_{IN\_LDO} = 3.7V, V_{IO} = 1.8V, limits are 100\% production tested at T_A = +25^{\circ}C, limits over the operating temperature range (T_A = -40^{\circ}C to +85^{\circ}C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	V <sub>SYS</sub>			2.7		5.5	V
		Current measured into BATT and SYS			0.3	1	
Shutdown Supply Current	I <sub>SHDN</sub>	and IN_SBB and IN_LDO, all resources are off (LDO, SBB0, SBB1,	Main bias is on in low-power mode (SBIA_EN = 1, SBIA_LPM = 1)		1		μA
		SBB2, LED0, LED1, LED2), T <sub>A</sub> = 25°C	Main bias is on in normal-power mode (SBIA_EN = 1, SBIA_LPM = 0)		28		
Quiescent Supply	la.	Current measured into BATT and SYS and IN_SBB and IN_LDO. LDO,	Main bias is in low-power mode (SBIA_LPM = 1)		5.6	13	
Current	Iq	SBB0, SBB1, and SBB2 are enabled with no load. LED0, LED1, and LED2 are disabled	Main bias is in normal-power mode (SBIA_LPM = 0)		40	60	· μΑ

#### **Electrical Characteristics—Global Resources**

 $(V_{SYS} = 3.7V, limits are 100\% production tested at T_A = +25^{\circ}C, limits over the operating temperature range (T_A = -40^{\circ}C to +85^{\circ}C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS			
POWER-ON RESET (PO	POWER-ON RESET (POR)									
POR Threshold	V <sub>POR</sub>	V <sub>SYS</sub> falling		1.6	1.9	2.1	V			
POR Threshold Hysteresis							mV			
UNDERVOLTAGE LOCKOUT (UVLO)										
UVLO Threshold	Vovounu	V <sub>SYS</sub> falling, UVLO_F	[3:0] = 0xA	2.5	2.6	2.7	V			
OVEO TITIESTICIO	V <sub>SYSUVLO</sub>	V <sub>SYS</sub> falling, UVLO_F	[3:0] = 0xF	2.75	2.85	2.95	]			
UVLO Threshold Hysteresis	V <sub>SYSUVLO_HYS</sub>	UVLO_H[3:0] = 0x5	UVLO_H[3:0] = 0x5				mV			
OVERVOLTAGE LOCKO	OUT (OVLO)									
OVLO Threshold	V <sub>SYSOVLO</sub>	V <sub>SYS</sub> rising		5.70	5.85	6.00	V			
THERMAL MONITORS										
Overtemperature Lockout Threshold	T <sub>OTLO</sub>	T <sub>J</sub> rising			165		°C			
Thermal Alarm Temperature 1	T <sub>JAL1</sub>	T <sub>J</sub> rising	J rising				°C			
Thermal Alarm Temperature 2	T <sub>JAL2</sub>	T <sub>J</sub> rising	T <sub>J</sub> rising				°C			
Thermal Alarm Temperature Hysteresis				15		°C				
ENABLE INPUT (nEN)										
nEN Input Leakage	LENLING	1313 515 , TILIN	T <sub>A</sub> = +25°C	-1	±0.001	+1	μΑ			
Current	I <sub>nEN_LKG</sub>		nEN_LKG 0V, and 5.5V $T_A = +85^{\circ}C$	T <sub>A</sub> = +85°C		±0.01		μΛ		

### **Electrical Characteristics—Global Resources (continued)**

 $(V_{SYS} = 3.7V, limits are 100\% production tested at T_A = +25^{\circ}C, limits over the operating temperature range (T_A = -40^{\circ}C to +85^{\circ}C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
nEN Input Falling Threshold	V <sub>TH_nEN_</sub> F	nEN falling	nEN falling				V
nEN Input Rising Threshold	V <sub>TH_nEN_</sub> F	nEN falling			V <sub>SYS</sub> - 0.9	V <sub>SYS</sub> - 0.6	V
Debounce Time	t	DBEN_nEN = 0			100		μs
Debounce Time	tDBNC_nEN	DBEN_nEN = 1			30		ms
Manual Reset Time	t <sub>MRST</sub>	MRT_OTP = 0		14	16	20	s
Manual Neset Time	MRSI	MRT_OTP = 1		7	8	10.5	3
POWER HOLD INPUT (P	WR_HLD)						
PWR_HLD Input	1	$V_{SYS} = V_{IO} = 5.5V,$	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Leakage Current	IPWR_HLD_LKG	$V_{PWR\_HLD} = 0V$ , and 5.5V	T <sub>A</sub> = +85°C		±0.01		μA
PWR_HLD Input Voltage Low	V <sub>IL</sub>	V <sub>IO</sub> = 1.8V				0.3 x V <sub>IO</sub>	V
PWR_HLD Input Voltage High	V <sub>IH</sub>	V <sub>IO</sub> = 1.8V		0.7 x V <sub>IO</sub>			V
PWR_HLD Input Hysteresis	V <sub>HYS</sub>	V <sub>IO</sub> = 1.8V	V <sub>IO</sub> = 1.8V				mV
PWR_HLD Glitch Filter	tpwr_HLD_GF	Both rising and falling		100		μs	
PWR_HLD Wait Time	tpwr_hld_wait		Maximum time for PWR_HLD input to assert after nRST deasserts during the power-up sequence			5.0	s
OPEN-DRAIN INTERRU	PT OUTPUT (nIRQ	2)					
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V
Output Falling Edge Time	t <sub>f_nIRQ</sub>	C <sub>IRQ</sub> = 25pF			2		ns
Leakage Current	1	V <sub>SYS</sub> = V <sub>IO</sub> = 5.5V, nIRQ set to be high impedance (i.e., no	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Leakage Current	I <sub>nIRQ_LKG</sub>	interrupts), VnIRQ = 0V and 5.5V	T <sub>A</sub> = +85°C		±0.01		μΑ
OPEN-DRAIN RESET OU	JTPUT (nRST)						
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V
Output Falling Edge Time	t <sub>f_nRST</sub>	C <sub>RST</sub> = 25pF			2		ns
nRST Deassert Delay Time	t <sub>RSTODD</sub>	See Figure 5 and Figure 7 for more information			5.12		ms
nRST Assert Delay Time	t <sub>RSTOAD</sub>	See Figure 5 for more	See Figure 5 for more information		10.24		ms
		V <sub>SYS</sub> = V <sub>IO</sub> = 5.5V, nRST set to be high	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Leakage Current	I <sub>nRST_LKG</sub>	impedance (i.e., not reset), V <sub>nRST</sub> = 0V and 5.5V	T <sub>A</sub> = +85°C		±0.01		μΑ

#### **Electrical Characteristics—Global Resources (continued)**

 $(V_{SYS} = 3.7V)$ , limits are 100% production tested at  $T_A = +25$ °C, limits over the operating temperature range  $(T_A = -40$ °C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
GENERAL-PURPOSE INPUT/OUTPUT (GPIO)									
Input Voltage Low	V <sub>IL</sub>	V <sub>IO</sub> = 1.8V	V <sub>IO</sub> = 1.8V			0.3 x V <sub>IO</sub>	V		
Input Voltage High	$V_{IH}$	V <sub>IO</sub> = 1.8V		0.7 x V <sub>IO</sub>			V		
		DIR = 1, V <sub>IO</sub> = 5.5V,	T <sub>A</sub> = +25°C	-1	±0.001	+1			
Input Leakage Current	I <sub>GPI_LKG</sub>	$V_{GPIO} = 0V$ and 5.5V	T <sub>A</sub> = +85°C		±0.01		μA		
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V		
Output Voltage High	V <sub>OH</sub>	I <sub>SOURCE</sub> = 1mA		0.8 x V <sub>IO</sub>			V		
Input Debounce Time	t <sub>DBNC_GPI</sub>	DBEN_GPI = 1			30		ms		
Output Falling Edge Time	t <sub>f_</sub> GPIO	C <sub>GPIO</sub> = 25pF			3		ns		
Output Rising Edge Time	t <sub>r_</sub> GPIO	C <sub>GPIO</sub> = 25pF			3		ns		
FLEXIBLE POWER SEQ	UENCER								
Power-Up Event Periods	t <sub>EN</sub>	See Figure 6			1.28		ms		
Power-Down Event Periods	t <sub>DIS</sub>	See Figure 6			2.56		ms		

#### **Electrical Characteristics—Smart Power Selector Charger**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC INPUT						
CHGIN Valid Voltage Range	V <sub>CHGIN</sub>	Initial CHGIN voltage before enabling charging	4.10		7.25	V
CHGIN Standoff Voltage Range	V <sub>STANDOFF</sub>	DC rising		28		V
CHGIN Overvoltage Threshold	V <sub>CHGIN_OVP</sub>	DC rising	7.25	7.50	7.75	V
CHGIN Overvoltage Hysteresis				100		mV
CHGIN Undervoltage Lockout	V <sub>CHGIN_UVLO</sub>	DC rising	3.9	4.0	4.1	V
CHGIN Undervoltage Lockout Hysteresis				500		mV
Input Current Limit Range	ICHGIN-LIM	V <sub>SYS</sub> = V <sub>SYS-REG</sub> - 100mV, programmable in 95mA steps	95		475	mA

### **Electrical Characteristics—Smart Power Selector Charger (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Current Limit Accuracy		I <sub>CHGIN-LIM</sub> = 95mA, V <sub>SYS</sub> = V <sub>SYS-REG</sub> - 100mV	90	95	100	mA
Minimum Input Voltage Regulation Range	V <sub>CHGIN-MIN</sub>	V <sub>CHGIN</sub> falling due to loading conditions and/or high-impedance charge source, programmable in 100mV increments with VCHGIN_MIN[2:0].	4.0		4.7	V
Minimum Input Voltage Regulation Accuracy		V <sub>CHGIN-MIN</sub> = 4.5V (VCHGIN_MIN[2:0] = 0b101), I <sub>CHGIN</sub> reduced by 10%	4.32	4.50	4.68	V
Charger Input Debounce Timer	t <sub>CHGIN-DB</sub>	V <sub>CHGIN</sub> = 5V, time before CHGIN is allowed to deliver current to SYS or BATT	100	120	140	ms
SUPPLY AND QUIESCEN	NT CURRENTS					
BATT Bias Current	I <sub>BATT-BIAS</sub>	V <sub>CHGIN</sub> = 5V, charger is not in USB suspend (USBS = 0), charging is finished (CHG_DTLS indicate done), I <sub>SYS</sub> = 0mA		5		μA
CHGIN Supply Current	ICHGIN	V <sub>CHGIN</sub> = 5V, charger is not in USB suspend (USBS = 0), Charging is finished (CHG_DTLS indicate done), I <sub>SYS</sub> = 0mA		1.0	1.8	mA
5116111		V <sub>CHGIN</sub> = 0V to 1V, V <sub>BATT</sub> = 3.3V, I <sub>SYS</sub> = 0A			50	μA
CHGIN Suspend Supply Current	I <sub>CHGIN</sub>	V <sub>CHGIN</sub> = 5V, charger in USB suspend (USBS = 1)			50	μΑ
PREQUALIFICATIONS						
Charge Current Soft-Start Slew Time		Zero to full scale		1		ms
Input Current Soft-Start Slew Time		Zero to full scale		1		ms
Prequalification Voltage Threshold Range	$V_{PQ}$	Charger is in prequalification mode when $V_{BATT} < V_{PQ}$ , this threshold has 100mV of hysteresis, programmable in 100mV steps with CHG_PQ[2:0]	2.3		3.0	V
Prequalification Voltage Threshold Accuracy		V <sub>PQ</sub> = 3.0V	-3		+3	%
Prequalification Mode	la a	V <sub>BATT</sub> = 2.5V, V <sub>PQ</sub> = 3.0V, expressed as a percentage of I <sub>FAST-CHG</sub> , I_PQ = 0		10		- %
Charge Current	I <sub>PQ</sub>	V <sub>BATT</sub> = 2.5V, V <sub>PQ</sub> = 3.0V, expressed as a percentage of I <sub>FAST-CHG</sub> , I_PQ = 1		20		70
Prequalification Safety Timer	t <sub>PQ</sub>	V <sub>BATT</sub> < V <sub>PQ</sub> = 3.0V	27	30	33	minutes

### **Electrical Characteristics—Smart Power Selector Charger (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FAST CHARGE						
Fast-Charge Voltage Range	V <sub>FAST-CHG</sub>	I <sub>BATT</sub> = 0mA, programmable in 25mV steps with CHG_CV[5:0]	3.6		4.6	V
Fast-Charge Voltage		$I_{BATT}$ = 0mA, $V_{FAST-CHG}$ = 4.3V, $V_{SYS}$ = 4.5V, $T_{A}$ = +25°C	-0.5	±0.15	+0.5	%
Accuracy		$I_{BATT}$ = 0mA, $V_{FAST-CHG}$ = 3.6V to 4.6V, $V_{SYS}$ = 4.8V			1.0	70
Fast-Charge Current Range	I <sub>FAST-CHG</sub>	Programmable in 7.5mA steps with CHG_CC[5:0]	7.5		300	mA
Fast-Charge Current		I <sub>FAST-CHG</sub> = 15mA, T <sub>A</sub> = 25°C, V <sub>BATT</sub> = V <sub>FAST-CHG</sub> - 300mV	-1.5		+1.5	%
Accuracy		I <sub>FAST-CHG</sub> = 300mA, T <sub>A</sub> = 25°C, V <sub>BATT</sub> = V <sub>FAST-CHG</sub> - 300mV	-1.5		+1.5	1
Fast-Charge Current Accuracy over Temperature		Across all current settings, V <sub>BATT</sub> = V <sub>FAST-</sub> CHG - 300mV	-10		+10	%
Fast-Charge Safety Timer Range	t <sub>FC</sub>	Programmable in 2 hour increments or disabled with T_FAST_CHG[1:0], from prequal done to timer fault	3		7	hours
Fast-Charge Safety Timer Accuracy		t <sub>FC</sub> = 3 hours	-10		+10	%
Fast-Charge Safety Timer Suspend Threshold		Fast-charge CC mode, loading conditions and/or a weak charging source caused charge current to drop below this threshold, expressed as a percentage of IFAST-CHG		20		%
Junction Temperature Regulation Setting Range	T <sub>J-REG</sub>	Programmable in 10°C steps with TJ_REG[2:0]	60		100	°C
Junction Temperature Regulation Loop Gain	G <sub>TJ-REG</sub>	Rate at which I <sub>FAST-CHG</sub> /I <sub>PQ</sub> is reduced to maintain T <sub>J-REG</sub> , expressed a percentage of I <sub>FAST-CHG</sub> /I <sub>PQ</sub> per degree centigrade rise		-5.4		%/°C
TERMINATION AND TOP	POFF					
		I_TERM = 0b00 (expressed as a percentage of I <sub>FAST-CHG</sub> )		5		
End-of-Charge	<b>!===</b>	I_TERM = 0b01 (expressed as a percentage of IFAST-CHG)		7.5		%
Termination Current	ITERM	I_TERM = 0b10 (expressed as a percentage of IFAST-CHG)		10		70
		I_TERM = 0b11 (expressed as a percentage of I <sub>FAST-CHG</sub> )		15		

### **Electrical Characteristics—Smart Power Selector Charger (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
End-of-Charge Termina-		I <sub>FAST-CHG</sub> = 15mA, I <sub>TERM</sub> = 1.5mA (10% of I <sub>FAST-CHG</sub> ), T <sub>A</sub> = +25°C	1.35	1.5	1.65	- mA
tion Current Accuracy		I <sub>FAST-CHG</sub> = 300mA, I <sub>TERM</sub> = 30mA (10% of I <sub>FAST-CHG</sub> ), T <sub>A</sub> = +25°C	27	30	33	IIIA
Top-Off Timer Range	t <sub>TO</sub>	I <sub>BATT</sub> < I <sub>TERM</sub> , programmable in 5 minute steps with T_TOPOFF[2:0]	0		35	minutes
Top-Off Timer Accuracy		t <sub>TO</sub> = 10 minutes	-10		+10	%
Charge Restart Threshold	V <sub>RESTART</sub>	CHG = 0 (charging done), charging resumes when V <sub>BATT</sub> < V <sub>FAST-CHG</sub> - V <sub>RE-START</sub>	65	150		mV
DEVICE ON-RESISTANC	E AND LEAKAG	E				
BATT to SYS On-Resistance		V <sub>BATT</sub> = 3.7V, I <sub>BATT</sub> = 300mA, V <sub>CHGIN</sub> = 0V, battery is discharging to SYS		100		mΩ
Charger FET Leakage Current		V <sub>SYS</sub> = 4.5V, V <sub>BATT</sub> = 0V, T <sub>A</sub> = 25°C, charger disabled		0.1	1.0	- μΑ
		$V_{SYS}$ = 4.5V, $V_{BATT}$ = 0V, $T_A$ = 85°C, charger disabled		1		μΛ
CHGIN to SYS On-Resistance		V <sub>CHGIN</sub> = 4.65V		600		mΩ
Input FET Leakage		V <sub>CHGIN</sub> = 0V, V <sub>SYS</sub> = 4.2V, T <sub>A</sub> = +25°C, body-switched diode reverse biased		0.1	1.0	μA
Current		V <sub>CHGIN</sub> = 0V, V <sub>SYS</sub> = 4.2V, T <sub>A</sub> = +85°C, body-switched diode is reverse biased		1		μΑ
SYSTEM NODE						
System Voltage Regulation Range	V <sub>SYS-REG</sub>	Programmable in 25mV steps with VSYS_ REG[4:0]	4.1		4.8	V
System Voltage		V <sub>SYS-REG</sub> = 4.5V, I <sub>SYS</sub> = 1mA, T <sub>A</sub> = +25°C	4.41	4.50	4.59	
Regulation Accuracy	V <sub>SYS</sub>	$V_{SYS-REG}$ = 4.5V, $I_{SYS}$ = 1mA, $T_A$ = -40°C to +85°C	4.365	4.500	4.635	V
Minimum System Voltage Regulation Loop Setpoint	V <sub>SYS-MIN</sub>	V <sub>CHGIN</sub> = 5V, V <sub>SYS-REG</sub> = 4.5V, V <sub>SYS</sub> < V <sub>SYS-REG</sub> due to I <sub>CHGIN</sub> = I <sub>CHGIN-LIM</sub> (input in current-limit), battery charging, I <sub>BATT</sub> reduced to 50% of I <sub>FAST-CHG</sub> (minimum system voltage regulation active)	4.34	4.4	4.45	V
Supplement Mode System Voltage Regulation		I <sub>SYS</sub> = 150mA		V <sub>BATT</sub> - 0.15V		V

#### **Electrical Characteristics—Adjustable Thermistor Temperature Monitors**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
JEITA TEMPERATURE	ONITORS					
TBIAS Voltage	V <sub>TBIAS</sub>	THM_EN = 1, V <sub>CHGIN</sub> = 5V		1.25		V
JEITA Cold Threshold Range	V <sub>COLD</sub>	Voltage rising threshold, programmable with THM_COLD[1:0] in 5°C increments when using an NTC $\beta$ = 3380K	0.867		1.024	V
JEITA Cool Threshold Range	V <sub>COOL</sub>	Voltage rising threshold, programmable with THM_COOL[1:0] in 5°C increments when using an NTC β = 3380K	0.747		0.923	V
JEITA Warm Threshold Range	V <sub>WARM</sub>	Voltage falling threshold, programmable with THM_WARM[1:0] in 5°C increments when using an NTC β = 3380K	0.367		0.511	V
JEITA Hot Threshold Range	V <sub>HOT</sub>	Voltage falling threshold, programmable with THM_HOT[1:0] in 5°C increments when using an NTC β = 3380K	0.291		0.411	V
Temperature Threshold Accuracy		Voltage threshold accuracy expressed as temperature for an NTC $\beta$ = 3380K		±3		°C
Temperature Threshold Hysteresis		Temperature hysteresis set on each voltage threshold for an NTC $\beta$ = 3380K		3		°C
JEITA Modified Fast- Charge Voltage Range	V <sub>FAST-CHG</sub> _ JEITA	I <sub>BATT</sub> = 0mA, programmable in 25mV steps, battery is either cool or warm	3.6		4.6	V
JEITA Modified Fast- Charge Current Range	IFAST-CHG_JEI- TA	Programmable in 7.5mA steps, battery is either cool or warm	7.5		300	mA

#### **Electrical Characteristics—Analog Multiplexer and Power Monitor AFEs**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG MULTIPLEXER	AND POWER M	ONITOR AFEs				
Full-Scale Voltage	V <sub>FS</sub>			1.25		V
SYS Voltage Monitor Gain	G <sub>VSYS</sub>	V <sub>FS</sub> corresponds to maximum V <sub>SYS-REG</sub> setting	0.26		V/V	
CHGIN POWER						
CHGIN Current Monitor Gain	G <sub>ICHGIN</sub>	V <sub>FS</sub> corresponds to maximum I <sub>CHGIN-LIM</sub> setting	2.632		V/A	
CHGIN Voltage Monitor Gain	G <sub>VCHGIN</sub>	V <sub>FS</sub> corresponds to V <sub>CHGIN_OVP</sub>	0.167		V/V	
BATT MONITOR						
Battery Charge Current Monitor Gain	G <sub>IBATT-CHG</sub>	V <sub>FS</sub> corresponds to 100% of I <sub>FAST-CHG</sub> setting (CHG_CC[5:0])		12.5		mV/%

### **Electrical Characteristics—Analog Multiplexer and Power Monitor AFEs (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Charge Current Monitor		I <sub>FAST-CHG</sub> = 15mA, T V <sub>FAST-CHG</sub> - 300mV	T <sub>A</sub> = 25°C, V <sub>BATT</sub> =	-3.5		+3.5	%
Accuracy		I <sub>FAST-CHG</sub> = 300mA, V <sub>FAST-CHG</sub> - 300mV	T <sub>A</sub> = +25°C, V <sub>BATT</sub> =	-3.5		+3.5	70
Charge Current Monitor Accuracy over Temperature		Across all current set	tings, V <sub>BATT</sub> = V <sub>FAST</sub>	-10		+10	%
Battery Discharge Monitor Full-Scale Current Range	I <sub>DISCHG</sub> -SCALE	Programmable with IN SCALE[3:0]	Programmable with IMON_DISCHG_ SCALE[3:0]			300	mA
Battery Discharge Current Monitor Accuracy		15mA to 300mA battery discharge current, I <sub>DISCHG-SCALE</sub> = 300mA		-15		+15	%
Battery Discharge Current Monitor Offset		I <sub>BATT</sub> = 0mA		-0.5		+0.65	mA
Battery Voltage Monitor Gain	G <sub>VBATT</sub>	V <sub>FS</sub> corresponds to n setting	naximum V <sub>FAST-CHG</sub>		0.272		V/V
ANALOG MULTIPLEXER	2						
Channel Switching Time					0.3		μs
Off Leakage Current		V <sub>AMUX</sub> = 0V, AMUX	T <sub>A</sub> = +25°C		1	500	nA
On Leakage Current		is high impedance	T <sub>A</sub> = +85°C		1		μA
THM AND TBIAS							
THM Voltage Monitor Gain	G <sub>VTHM</sub>				1		V/V
TBIAS Voltage Monitor Gain	G <sub>VTBIAS</sub>				1		V/V

#### **Electrical Characteristics—SIMO Buck-Boost**

 $(V_{SYS} = 3.7V, V_{IN\_SBB} = 3.7V, C_{SBBX} = 10\mu F, L = 1.5\mu H$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range  $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$  are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
OUTPUT VOLTAGE RA	NGE (SBB0)						
Minimum Output Voltage					0.8		V
Maximum Output Voltage					2.375		V
Output DAC Bits					6		bits
Output DAC LSB Size					25		mV
OUTPUT VOLTAGE RA	NGE (SBB1)						
Minimum Output		MAX77650			0.8		\/
Voltage		MAX77651			2.4	V	
Maximum Output		MAX77650			1.5875		V
Voltage		MAX77651			5.25		]
Output DAC Bits					6		bits
Output DAC LCD Size		MAX77650			12.5		\/
Output DAC LSB Size		MAX77651			50		mV
OUTPUT VOLTAGE RA	NGE (SBB2)						
Minimum Output		MAX77650			0.8		- v
Voltage		MAX77651			2.4		]
Maximum Output		MAX77650			3.95		V
Voltage		MAX77651			5.25		]
Output DAC Bits					6		bits
Output DAC LSB Size					50		mV
OUTPUT VOLTAGE AC	CURACY						
Output Voltage		V <sub>SBBx</sub> falling, threshold where LXA switches high. Speci-	T <sub>A</sub> = +25°C	-2.5		+2.5	
Accuracy		fied as a percentage of target output volt- age (Note 3)	T <sub>A</sub> = -40°C to +85°C	-4.0		+4.0	%
TIMING CHARACTERIS	TICS						
Enable Delay		Delay time from the SI enable signal to when order to service that or	it begins to switch in		60		μs
Soft-Start Slew Rate	dV/dt <sub>SS</sub>			3.3	5.0	6.6	mV/μs
	·	·					

### **Electrical Characteristics—SIMO Buck-Boost (continued)**

 $(V_{SYS} = 3.7V, V_{IN\_SBB} = 3.7V, C_{SBBx} = 10\mu F, L = 1.5\mu H, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
POWER STAGE CHARA	CTERISTICS						
LXA Leakage Current		SBB0, SBB1, SBB2 are disabled,	T <sub>A</sub> = +25°C	-1.0	±0.1	+1.0	
LAA Leakage Current		$V_{IN\_SBB} = 5.5V,$ $V_{LXA} = 0V, \text{ or } 5.5V$	T <sub>A</sub> = +85°C		±1.0		μΑ
LXB Leakage Current		SBB0, SBB1, SBB2 are disabled, V <sub>IN</sub> _	T <sub>A</sub> = +25°C	-1.0	±0.1	+1.0	μA
	SBB = 5.5V, V <sub>LXA</sub> = 0V or 5.5V, all V <sub>SBBx</sub> = 5.5V	T <sub>A</sub> = +85°C		±1.0		μΑ	
		V <sub>IN_SBB</sub> = 5.5V,	T <sub>A</sub> = +25°C		+0.01	+1.0	
BST Leakage Current	$V_{LXB} = 5.5V,$ $V_{BST} = 11V$	T <sub>A</sub> = +85°C		+0.1		μA	
Disabled Output Leakage Current		SBB0, SBB1, SBB2 are disabled, active- discharge disabled (ADE_SBBx = 0),	T <sub>A</sub> = +25°C		+0.1	+1.0	
		$V_{SBBx} = 5.5V,$ $V_{LXB} = 0V, V_{SYS} =$ $V_{IN\_SBB} = V_{BST} =$ 5.5V	T <sub>A</sub> = +85°C		+0.2		- μΑ
Active Discharge Impedance	R <sub>AD_SBBx</sub>	SBB0, SBB1, SBB2 ar discharge enabled (AD		80	140	260	Ω
CONTROL SCHEME							
		IP_SBBx = 0b11		0.414	0.500	0.586	
Peak Current Limit	lo opp	IP_SBBx = 0b10		0.589	0.707	0.806	A
(Note 4)	I <sub>P_SBB</sub>	IP_SBBx = 0b01		0.713	0.866	0.947	] ^
		IP_SBBx = 0b00		0.892	1.000	1.108	

Note 3: Measured in an open-loop test that determines the output voltage falling threshold where LXA switches high.

Note 4: Typical values align with bench observations using the stated conditions. Minimum and maximum values are tested in production with DC currents. See the <u>Typical Operating Characteristics</u> SIMO switching waveforms to gain more insight on this specification.

#### **Electrical Characteristics—LDO**

 $(V_{SYS} = 3.7 \text{V}, V_{IN\_LDO} = 2.05 \text{V}, V_{LDO} = 1.85 \text{V}, C_{LDO} = 10 \mu\text{F}, \text{ limits are } 100\% \text{ production tested at } T_A = +25 ^{\circ}\text{C}, \text{ limits over the operating temperature range} \text{ } (T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}) \text{ are guaranteed by design and characterization, unless otherwise noted.)}$ 

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
GENERAL CHARACTER	ISTICS	,					
Input Voltage	V <sub>IN_LDO</sub>	IN_LDO cannot exc (Note 5)	eed SYS voltage	1.8		5.5	V
LDO Shutdown Current	I <sub>IN_LDO</sub>	Current measured i output disabled (No			0.1	1	μA
LDO Quiescent Supply	I <sub>IN LDO</sub>	Current measured into IN_LDO,	LDO output enabled and in regulation, V <sub>IN_LDO</sub> = 2.05V, V <sub>LDO</sub> = 1.85V		1.7	5.15	μA
Current (Note 6)	Current (Note 0)	I <sub>LDO</sub> = 0mA	LDO output enabled and in dropout, V <sub>IN</sub> _ LDO = 1.8V, V <sub>LDO</sub> target is 1.85V		2.3		μΛ
Maximum Output Current	I <sub>OUT</sub>						mA
Current Limit		V <sub>LDO</sub> externally for	V <sub>LDO</sub> externally forced to 1.3V		255	375	mA
OUTPUT VOLTAGE RAN	GE						
Output Voltage Range		Programmable with 12.5mV steps	Programmable with TV_LDO[6:0] in 12.5mV steps			2.9375	V
Output DAC Bits					7		bits
Output DAC LSB Size					12.5		mV
STATIC CHARACTERIST	rics						
Initial Output Voltage Accuracy		I <sub>LDO</sub> = 75mA, T <sub>A</sub> =	+25°C	-2.5		+2.5	%
Output Voltage Accuracy		V <sub>IN_LDO</sub> = 1.8V to	from 1.35V to 2.9375V, 5.5V, LDO not in drop- 150mA, T <sub>A</sub> = -5°C to	-3		+3	%
Output Noise		f = 10Hz to 100kHz, I <sub>OUT</sub> = 15mA, V <sub>SYS</sub> =	Main bias circuits are in normal-power mode (SBIA_LPM = 0)		550		μV <sub>RMS</sub>
		3.7V, V <sub>IN_LDO</sub> = 2.05V, V <sub>LDO</sub> = 1.85V	Main bias circuits are in low-power mode (SBIA_LPM = 1)		800	μν	

#### **Electrical Characteristics—LDO (continued)**

 $(V_{SYS} = 3.7V, V_{IN\_LDO} = 2.05V, V_{LDO} = 1.85V, C_{LDO} = 10\mu F$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , limits over the operating temperature range  $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$  are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERIST	rics						
Enable Delay		T <sub>A</sub> = +25°C			0.6	1.25	ms
Soft-Start Slew Rate	dV/dt <sub>SS</sub>	$V_{LDO}$ from 10% to 9 $T_A = +25$ °C	0% of final value.	0.5	1.25	2.50	mV/μs
POWER STAGE CHARA	CTERISTICS						
Dropout Voltage	V <sub>LDO_DO</sub>	V <sub>SYS</sub> = 3.7V, 1.85V programmed output voltage (TV_LDO[6:0] = 0x20), V <sub>IN_LDO</sub> = 1.8V, I <sub>LDO</sub> = 150mA (Note 5)			90	180	mV
Active-Discharge Impedance	R <sub>AD_LDO</sub>	Regulator disabled, active discharge enabled (ADE_LDO = 1)		50	100	200	Ω
		Regulator disabled, active discharge disabled (ADE	T <sub>A</sub> = +25°C (Note 7)		+0.1	+1.0	
Disabled Output Leakage Current		LDO = 0), V <sub>SYS</sub> = V <sub>IN_LDO</sub> = 5.5V, V <sub>LDO</sub> = 5.5V and 0V	T <sub>A</sub> = +85°C		+1.0		μА
		V <sub>SYS</sub> = 3.7V, 1.85V programmed output voltage	T <sub>A</sub> = +25°C		0.6	0.9	
Dropout On-Resistance	R <sub>DSON</sub> (TV_LDO[6:0] = 0x20) V <sub>IN</sub> LDO =	T <sub>A</sub> = +85°C			1.2	Ω	

- Note 5: Dropout is the condition where the input voltage is in its valid input range but the output cannot be properly regulated because the input voltage is not sufficiently higher than the output voltage. The dropout voltage is the difference between the input voltage and the output voltage when the regulator is in dropout. The dropout on-resistance is the resistance of the power MOSFET between the input and the output when the regulator is in dropout. Generally speaking, applications should avoid dropout by having sufficient input voltage. A dropout detection interrupt is available (DOD\_R; see the *Programmer's Guide* for more information). For example, applications with the output voltage target of 1.85V and the maximum load current is 80mA (ILDO\_MAX), has a dropout voltage of 96mV (V<sub>LDO\_DO</sub> = ILDO\_MAX x RDSON\_LDO = 80mA x 1.2Ω = 96mV). To avoid dropout, the input voltage should be 1.95V (V<sub>IN LDO</sub> = V<sub>LDO</sub> + V<sub>LDO DO</sub>).
- Note 6: Guaranteed by design and characterization but not directly production tested. Production test coverage is provided by the shutdown supply current and quiescent supply current specification in the *Electrical Characteristics—Top Level* table.
- **Note 7:** Guaranteed by design and characterization but not directly production tested. The ability to disconnect the active discharge resistance is functionally checked in a production test.

#### **Electrical Characteristics—Current Sinks**

 $(V_{SYS} = 3.7V, limits are 100\% production tested at T_A = +25^{\circ}C, limits over the operating temperature range (T_A = -40^{\circ}C to +85^{\circ}C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
GENERAL CHARACTER	ISTICS							
Current Sink Quiescent Current	IQ	Change in supply curr channel is enabled an V <sub>LEDx</sub> = 0.2V			6	12	μA	
Current Sink Leakage		All current sink drivers combined,	T <sub>A</sub> = +25°C		+0.1	+1.0		
Current Sink Leakage		outputs disabled, V <sub>LEDx</sub> = 5.5V	T <sub>A</sub> = +85°C		+1.0		μA	
3.2mA CURRENT SINK R	ANGE (LED_FS)	([1:0] = 0b01, VLEDx =	0.2V)					
Minimum Sink Current		BRT_LEDx[4:0] = 0b0	0000		0.1		mA	
Maximum Sink Current		BRT_LEDx[4:0] = 0b1	RT_LEDx[4:0] = 0b11111		3.2		mA	
Current Sink DAC Bits					5		bits	
Current Sink DAC LSB					0.1		mA	
Current Cink Accuracy		T <sub>A</sub> = +25°C		3.10	3.20	3.25	mΛ	
Current Sink Accuracy		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		3.03	3.20	3.36	- mA	
Dropout Voltage	V <sub>DO</sub>	BRT_LEDx[4:0] = 0b1	1111, I <sub>LEDx</sub> = 2.9mA		35	70	mV	
6.4mA CURRENT SINK R	ANGE (LED_FS)	([1:0] = 0b10, VLEDx =	0.2V)					
Minimum Sink Current		BRT_LEDx[4:0] = 0b0	0000		0.2		mA	
Maximum Sink Current		BRT_LEDx[4:0] = 0b1	1111		6.4		mA	
Current Sink DAC Bits					5		bits	
Current Sink DAC LSB					0.2		mA	
Current Sink Accuracy		T <sub>A</sub> = +25°C		6.30	6.40	6.50		
Current Sink Accuracy		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		6.06	6.40	6.72	mA mA	
Dropout Voltage	V <sub>DO</sub>	LED_FSx[1:0] = 0b11, 0b11111, I <sub>LEDx</sub> = 5.75			35	70	mV	
12.8mA CURRENT SINK	RANGE (LED_FS	Sx[1:0] = 0b11, VLEDx	= 0.2V)					
Minimum Sink Current		BRT_LEDx[4:0] = 0b0	0000		0.4		mA	
Maximum Sink Current		BRT_LEDx[4:0] = 0b1	1111		12.8		mA	
Current Sink DAC Bits					5		bits	
Current Sink DAC LSB					0.4		mA	
Current Sink Assures:		T <sub>A</sub> = +25°C		12.6	12.8	13.0	m ^	
Current Sink Accuracy	Current Sink Accuracy T <sub>A</sub> = -			12.16	12.80	13.44	mA	
Dropout Voltage	V <sub>DO</sub>	BRT_LEDx[4:0] = 0b11111, I <sub>LEDx</sub> = 11.5mA			35	70	mV	
TIMING CHARACTERIST	ics							
Root Clock Frequency				25.6	32.0	38.4	Hz	

#### **Electrical Characteristics—Current Sinks (continued)**

 $(V_{SYS} = 3.7V)$ , limits are 100% production tested at  $T_A = +25$ °C, limits over the operating temperature range  $(T_A = -40$ °C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTI	CS/BLINK PERIO	DD SETTINGS				
Minimum Blink Period				0.5		S
Willimum Blink Fenod				16		clocks
Maximum Blink Period				8		S
				256		clocks
Blink Period LSB				0.5		S
Blink Period LSB				16		clocks
TIMING CHARACTERISTI	CS/BLINK DUTY	CYCLE				
Minimum Blink Duty Cycle		D_LEDx[3:0] = 0b0000		6.25		%
Maximum Blink Duty Cycle		D_LEDx[3:0] = 0b1111		100		%
Blink Duty Cycle LSB				6.25		%

#### Electrical Characteristics—I<sup>2</sup>C Serial Interface

 $(V_{SYS} = 3.7V, V_{IO} = 1.8V, \text{ limits are } 100\% \text{ production tested at } T_A = +25^{\circ}C, \text{ limits over the operating temperature range } (T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \text{ are guaranteed by design and characterization, unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
V <sub>IO</sub> Voltage Range	V <sub>IO</sub>		1.7	1.8	3.6	V
V <sub>IO</sub> Bias Current		$V_{IO}$ = 3.6V, $V_{SDA}$ = $V_{SCL}$ = 0V or 3.6V, $T_A$ = +25°C	-1	0	+1	μΑ
		V <sub>IO</sub> = 1.7V, V <sub>SDA</sub> = V <sub>SCL</sub> = 0V or 1.7V	-1	0	+1	
SDA AND SCL I/O STAG	E					
SCL, SDA Input High Voltage	V <sub>IH</sub>	V <sub>IO</sub> = 1.7V to 3.6V	0.7 x V <sub>IO</sub>			V
SCL, SDA Input Low Voltage	V <sub>IL</sub>	V <sub>IO</sub> = 1.7V to 3.6V			0.3 x V <sub>IO</sub>	V
SCL, SDA Input Hysteresis	V <sub>HYS</sub>			0.05 x V <sub>IO</sub>		V
SCL, SDA Input Leakage Current	II	$V_{IO}$ = 3.6V, $V_{SCL}$ = $V_{SDA}$ = 0V and 3.6V	-10		+10	μА
SDA Output Low Voltage	V <sub>OL</sub>	Sinking 20mA			0.4	V
SCL, SDA Pin Capacitance	CI			10		pF
Output Fall Time from V <sub>IH</sub> to V <sub>IL</sub> (Note 2)	t <sub>OF</sub>				120	ns

### **Electrical Characteristics—I<sup>2</sup>C (continued)**

 $(V_{SYS} = 3.7V, V_{IO} = 1.8V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I <sup>2</sup> C-COMPATIBLE INTER	FACE TIMING (S	TANDARD, FAST AND FAST MODE PLUS) (	Note 8)			
Clock Frequency	f <sub>SCL</sub>		0		1000	kHz
Hold Time (REPEATED) START Condition	<sup>t</sup> HD;STA		0.26			μs
SCL Low Period	t <sub>LOW</sub>		0.5			μs
SCL High Period	t <sub>HIGH</sub>		0.26			μs
Setup Time REPEATED START Condition	tsu_sta		0.26			μs
Data Hold Time	thd_dat		0			μs
Data Setup Time	tsu_dat		50			ns
Setup Time for STOP Condition	tsu_sto		0.26			μs
Bus Free Time between STOP and START Condition	<sup>t</sup> BUF		0.5			μs
Pulse Width of Sup- pressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter		50		ns
I <sup>2</sup> C-COMPATIBLE INTER	FACE TIMING (H	IGH-SPEED MODE, C <sub>B</sub> = 100pF) (Note 8)				
Clock Frequency	f <sub>SCL</sub>				3.4	MHz
Setup Time REPEATED START Condition	t <sub>SU_STA</sub>		160			ns
Hold Time (REPEATED) START Condition	t <sub>HD_STA</sub>		160			ns
SCL Low Period	t <sub>LOW</sub>		160			ns
SCL High Period	tHIGH		60			ns
Data Setup Time	tsu_dat		10			ns
Data Hold Time	t <sub>HD_DAT</sub>		0		70	ns
SCL Rise Time	$t_{rCL}$	T <sub>A</sub> = +25°C	10		40	ns
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	<sup>t</sup> rCL1	T <sub>A</sub> = +25°C	10		80	ns
SCL Fall Time	t <sub>fCL</sub>	T <sub>A</sub> = +25°C	10		40	ns
SDA Rise Time	t <sub>rDA</sub>	T <sub>A</sub> = +25°C	10		80	ns
SDA Fall Time	t <sub>fDA</sub>	T <sub>A</sub> = +25°C	10	-	80	ns
Setup Time for STOP Condition	tsu_sto		160			ns
Bus Capacitance	C <sub>B</sub>				100	pF
Pulse Width of Sup- pressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter		10		ns

### Electrical Characteristics—I<sup>2</sup>C (continued)

 $(V_{SYS} = 3.7V, V_{IO} = 1.8V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
I <sup>2</sup> C-COMPATIBLE INTERFACE TIMING (HIGH-SPEED MODE, C <sub>B</sub> = 400pF) (Note 8)							
Clock Frequency	f <sub>SCL</sub>				1.7	MHz	
Setup Time REPEATED START Condition	tsu_sta		160			ns	
Hold Time (REPEATED) START Condition	thd_sta		160			ns	
SCL Low Period	t <sub>LOW</sub>		320			ns	
SCL High Period	tHIGH		120			ns	
Data Setup Time	t <sub>SU_DAT</sub>		10			ns	
Data Hold Time	t <sub>HD_DAT</sub>		0		150	ns	
SCL Rise Time	t <sub>RCL</sub>	T <sub>A</sub> = +25°C	20		80	ns	
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	<sup>t</sup> RCL1	T <sub>A</sub> = +25°C	20		80	ns	
SCL Fall Time	t <sub>FCL</sub>	T <sub>A</sub> = +25°C	20		80	ns	
SDA Rise Time	t <sub>RDA</sub>	T <sub>A</sub> = +25°C	20		160	ns	
SDA Fall Time	t <sub>FDA</sub>	T <sub>A</sub> = +25°C	20		160	ns	
Setup Time for STOP Condition	tsu_sto		160			ns	
Bus Capacitance	C <sub>B</sub>				400	pF	
Pulse Width of Suppressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter		10		ns	

Note 8: Design guidance only. Not production tested.