



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Click [here](#) for production status of specific part numbers.

## MAX77734

## Ultra-Low Power Tiny PMIC with Power Path Charger for Small Li+ and 150mA LDO

### General Description

The MAX77734 is a tiny PMIC for applications where size and simplicity are critical. The IC integrates a linear-mode Li+ battery charger, low-dropout linear regulator (LDO), analog multiplexer, and dual-channel current sink driver.

The charger is designed for small-battery systems that require accurate termination as low as 0.375mA. The circuit can instantly regulate the system voltage when an input source is connected even if the battery is depleted.

The 150mA LDO's output is programmable between 0.8V and 3.975V with I<sup>2</sup>C. The analog MUX enables an external ADC to perform conversions on battery V&I signals for power monitoring. The current sinks are capable of sinking 12.8mA each and can be programmed for LEDs in custom patterns.

The MAX77734 is available in a 20-bump, 0.4mm pitch wafer-level package (WLP). For a similar product with additional regulators, see the MAX77650.

### Applications


- Hearables: Headsets, Headphones, Earbuds
- Fitness Bands and other Bluetooth Wearables
- Action Cameras, Wearable/Body Cameras
- Low-Power Internet of Things (IoT) Gadgets

### Benefits and Features

- Extends Battery Life
  - 200nA Factory-Ship Mode for Long Shelf Life
  - 500nA Shutdown Current
  - 4.5µA Quiescent Current with LDO Enabled
  - Charger Allows Battery to Relax after Charging
- Linear Charger Optimized for Small Battery Size
  - 7.5mA to 300mA Fast-Charge Current
  - Battery Regulation Voltage from 3.6V to 4.6V
  - Accurate Termination Current as low as 0.375mA
  - Instant-On Functionality provided by Maxim's Smart Power Selector™
  - JEITA Battery Temperature Monitors for Safe Charging
- Highly Integrated
  - 150mA LDO with Power-OK Output
  - Dual-Channel Current Sink for LEDs
  - Analog Multiplexer for Power Monitoring
  - Watchdog Timer
  - On-Key Input for LDO Enable and Manual Reset
- Small Size
  - 2.23mm x 1.97mm (0.5mm max height) WLP
  - 20-Bump, 0.4mm Pitch, 4 x 5 Array
  - 12.25mm<sup>2</sup> Total Solution Size

**Ordering Information** appears at end of data sheet.

### Simplified Application Circuit



Smart Power Selector is a trademark of Maxim Integrated Products, Inc.

---

**TABLE OF CONTENTS**


---

General Description . . . . .	1
Applications . . . . .	1
Benefits and Features . . . . .	1
Simplified Application Circuit . . . . .	1
Absolute Maximum Ratings . . . . .	6
Package Information . . . . .	6
Electrical Characteristics . . . . .	7
Electrical Characteristics—Smart Power Selector Charger . . . . .	9
Electrical Characteristics—Adjustable Thermistor Temperature Monitors . . . . .	13
Electrical Characteristics—Linear Regulator . . . . .	15
Electrical Characteristics—Dual-Channel Current Sink Driver . . . . .	17
Electrical Characteristics—I <sup>2</sup> C Serial Interface . . . . .	18
Typical Operating Characteristics . . . . .	20
Bump Configuration . . . . .	22
Bump Description . . . . .	22
Simplified Block Diagram . . . . .	24
Detailed Description . . . . .	25
On/Off Controller . . . . .	25
Factory-Ship Mode State . . . . .	29
Shutdown (Bias Off) State . . . . .	29
Standby (Bias On) State . . . . .	29
Resource On State . . . . .	29
Hardware Enable (nENLDO) . . . . .	29
Manual Reset . . . . .	30
Push-Button vs. Slide-Switch Functionality . . . . .	30
nENLDO Pullup Resistors to V <sub>CCINT</sub> (V <sub>CC</sub> Internal) . . . . .	30
Interrupts (nIRQ) . . . . .	31
Watchdog Timer . . . . .	31
Thermal Alarms and Protection . . . . .	32
Register Reset Conditions . . . . .	32
Factory Options . . . . .	32
Detailed Description—Smart Power Selector Charger . . . . .	33
Charger Symbol Reference Guide . . . . .	33
Smart Power Selector . . . . .	33
Input Current Limiter . . . . .	35
Minimum Input Voltage Regulation . . . . .	35

**TABLE OF CONTENTS (continued)**

Minimum System Voltage Regulation . . . . .	35
Die Temperature Regulation . . . . .	35
Charger State Machine . . . . .	35
Charger Off State . . . . .	37
Prequalification State . . . . .	37
Fast-Charge States . . . . .	37
Top-Off State . . . . .	37
Done State . . . . .	37
Prequalification Timer Fault State . . . . .	37
Fast-Charge Timer Fault State . . . . .	38
Battery Temperature Fault State . . . . .	38
JEITA-Modified States . . . . .	38
Typical Charge Profile . . . . .	38
Charger Applications Information . . . . .	39
Configuring a Valid System Voltage . . . . .	39
CHGIN/SYS/BATT Capacitor Selection . . . . .	39
Detailed Description—Adjustable Thermistor Temperature Monitors . . . . .	40
Thermistor Bias . . . . .	41
Configurable Temperature Thresholds . . . . .	41
Thermistor Applications Information . . . . .	42
Using Different Thermistor $\beta$ . . . . .	42
Detailed Description—Analog Multiplexer . . . . .	43
Measuring Battery Current . . . . .	44
Method for Measuring Discharging Current . . . . .	44
Method for Measuring Charging Current . . . . .	44
Detailed Description—Linear Regulator . . . . .	45
LDO Enable Control . . . . .	45
LDO Power Mode (PMLDO) . . . . .	46
LDO Power-OK Output (POKLDO) . . . . .	46
LDO Applications Information . . . . .	46
Input/Output Capacitor Selection . . . . .	46
Startup Rate and Inrush Current . . . . .	46
PCB Layout Guidelines . . . . .	47
Detailed Description—Dual-Channel Current Sink Driver . . . . .	48
Detailed Description—I <sup>2</sup> C Serial Interface . . . . .	48
Register Map . . . . .	49

**TABLE OF CONTENTS (continued)**

MAX77734	49
INT_GLBL (0x00)	51
INT_CHG (0x01)	52
STAT_CHG_A (0x02)	53
STAT_CHG_B (0x03)	54
ERCFLAG (0x04)	55
STAT_GLBL (0x05)	56
INTM_GLBL (0x06)	57
INT_M_CHG (0x07)	58
CNFG_GLBL (0x08)	59
CID (0x09)	60
CNFG_WDT (0x0A)	60
CNFG_CHG_A (0x20)	61
CNFG_CHG_B (0x21)	62
CNFG_CHG_C (0x22)	63
CNFG_CHG_D (0x23)	64
CNFG_CHG_E (0x24)	64
CNFG_CHG_F (0x25)	65
CNFG_CHG_G (0x26)	65
CNFG_CHG_H (0x27)	66
CNFG_CHG_I (0x28)	67
CNFG_LDO_A (0x30)	68
CNFG_LDO_B (0x31)	68
CNFG_SNK1_A (0x40)	69
CNFG_SNK1_B (0x41)	70
CNFG_SNK2_A (0x42)	71
CNFG_SNK2_B (0x43)	72
CNFG_SNK_TOP (0x44)	73
Typical Application Circuits	74
Battery Charger using LDO Hardware Enable Key	74
Battery Charger using LDO Software Enable	74
Ordering Information	75
Revision History	76

---

**LIST OF FIGURES**


---

Figure 1. On/Off Controller State Machine . . . . .	25
Figure 2. On/Off Controller Action Sequences . . . . .	27
Figure 3. nENLDO Dual-Functionality Timing Diagram . . . . .	30
Figure 4. nENLDO Pullup Resistor Configuration . . . . .	31
Figure 5. Watchdog Timer State Machine . . . . .	31
Figure 6. Charger Simplified Control Loops . . . . .	34
Figure 7. Charger State Diagram . . . . .	36
Figure 8. Example Battery Charge Profile . . . . .	38
Figure 9. Thermistor Logic Functional Diagram . . . . .	39
Figure 10. Safe-Charging Profile Example . . . . .	40
Figure 11. Thermistor Bias State Diagram . . . . .	41
Figure 12. Thermistor Circuit with Adjusting Series and Parallel Resistors . . . . .	42
Figure 13. LDO Simplified Block Diagram . . . . .	45
Figure 14. Dynamic LDO Power Mode Control Idea . . . . .	46
Figure 15. PCB Top-Metal and Component Layout Example . . . . .	47
Figure 16. LED Current Sinks Functional Block Diagram . . . . .	48

---

**LIST OF TABLES**


---

Table 1. On/Off Controller Transitions List . . . . .	26
Table 2. On/Off Controller Internal Signals . . . . .	28
Table 3. On/Off Controller State Transition Priority . . . . .	28
Table 4. Watchdog Timer Factory-Programmed Safety Options . . . . .	32
Table 5. Register Reset Conditions . . . . .	32
Table 6. Factory-Programmed Defaults (OTP Options) . . . . .	33
Table 7. Charger Quick Symbol Reference Guide . . . . .	34
Table 8. Input Current Limit Factory Options . . . . .	35
Table 9. Trip Temperatures vs. Trip Voltages for Different NTC $\beta$ . . . . .	41
Table 10. Example $R_S$ and $R_P$ Correcting Values for NTC $\beta$ Above 3380K . . . . .	42
Table 11. NTC Thermistors . . . . .	42
Table 12. AMUX Signal Transfer Functions . . . . .	43
Table 13. Battery Current Direction Decode . . . . .	44
Table 14. LDO Power Mode Truth Table . . . . .	46
Table 15. I <sup>2</sup> C Slave Address Options . . . . .	49

**Absolute Maximum Ratings**

nIRQ, POKLDO to GND.....	-0.3V to V <sub>SYS</sub> + 0.3V	LDO to GND.....	-0.3V to V <sub>INLDO</sub> + 0.3V
SCL, SDA, PMLDO to GND.....	-0.3V to V <sub>IO</sub> + 0.3V	INLDO, V <sub>IO</sub> to GND.....	-0.3V to V <sub>SYS</sub> + 0.3V
nENLDO to GND (Note 1).....	-0.3V to V <sub>CCINT</sub> + 0.3V	SNK1, SNK2 to GND.....	-0.3V to +6.0V
CHGIN to GND.....	-0.3V to +30.0V	Operating Temperature Range.....	-40°C to +85°C
SYS, BATT to GND.....	-0.3V to +6.0V	Junction Temperature.....	+150°C
V <sub>L</sub> to GND.....	-0.3V to +6.0V	Storage Temperature Range.....	-65°C to +150°C
AMUX, THM, TBIAS to GND.....	-0.3V to +6.0V	Soldering Temperature (reflow).....	+260°C
nIRQ, POKLDO Continuous Current.....	±3mA	Continuous Power Dissipation (70°C ambient).....	
SDA, AMUX Continuous Current.....	±20mA	WLP (derate 18mW/°C above +70°C).....	1440mW
CHGIN, SYS, BATT Continuous Current.....	1.2A <sub>RMS</sub>		

**Note 1:** V<sub>CCINT</sub> is internally connected to either BATT or V<sub>L</sub>. Refer to [nENLDO Pullup Resistors to V<sub>CCINT</sub> \(V<sub>CC</sub> Internal\)](#) section.

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**Package Information**

PACKAGE CHARACTERISTICS	VALUES
Package Code	N201B2+1
Outline Number	<a href="#">21-100154</a>
Land Pattern Number	Refer to <a href="#">Application Note 1891</a>
<b>Thermal Resistance, Four-Layer Board:</b>	
Junction to Ambient (θ <sub>JA</sub> )	55.49 °C/W

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

## Electrical Characteristics

( $V_{CHGIN} = 0V$ ,  $V_{SYS} = V_{BATT} = V_{INLDO} = 3.7V$ ,  $V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SYS Voltage Range	$V_{SYS}$			2.7		5.5	V
BATT Factory-Ship Mode Current	$I_{BATT-FSM}$	Factory-ship mode (BATT to SYS switch open), $T_A = +25^\circ C$ , $V_{BATT} = 3.7V$ , $V_{SYS} = V_{INLDO} = 0V$			0.2	1	$\mu A$
BATT Shutdown Current	$I_{BATT-SHDN}$	Shutdown state (all resources and bias off), BATT to SYS switch closed, $T_A = +25^\circ C$ , no load			0.5	1	$\mu A$
BATT Standby Current	$I_{BATT-STDBY}$	Standby state (all resources off), BATT to SYS switch closed, no load	Bias enabled in low-power mode (BIAS_REQ = 1, BIAS_LPM = 1)		1.5		$\mu A$
			Bias enabled in normal mode (BIAS_REQ = 1, BIAS_LPM = 0)			30	
BATT Quiescent Current	$I_{BATT-Q}$	Resource on state, BATT to SYS switch closed, current sinks and analog MUX disabled, $V_{LDO} = 1.2V$ , no load	Bias is in low-power mode (BIAS_LPM = 1), LDO enabled in low-power mode		4.5	10	$\mu A$
			Bias is in low-power mode (BIAS_LPM = 1), LDO enabled in normal mode		22	40	
			Bias is in normal mode (BIAS_LPM = 0), LDO enabled in normal mode		40	60	
<b>POWER-ON RESET (POR)</b>							
POR Threshold	$V_{POR}$	$V_{SYS}$ falling		1.5	1.9	2.1	V
POR Threshold Hysteresis					100		mV
<b>UNDERVOLTAGE LOCKOUT (UVLO)</b>							
UVLO Threshold	$V_{SYSUVLO}$	$V_{SYS}$ falling		2.65	2.85	3.05	V
UVLO Threshold Hysteresis	$V_{SYSUVLO\_HYS}$				150		mV



## Electrical Characteristics (continued)

( $V_{CHGIN} = 0V$ ,  $V_{SYS} = V_{BATT} = V_{INLDO} = 3.7V$ ,  $V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>OVERVOLTAGE LOCKOUT (OVLO)</b>							
OVLO Threshold	$V_{SYSOVLO}$	$V_{SYS}$ rising		5.55	5.85	6.15	V
<b>THERMAL MONITORS</b>							
Over-Temperature Lockout Threshold	$T_{OTLO}$	$T_J$ rising			165		$^\circ C$
Thermal Alarm Temperature 1	$T_{JAL1}$	$T_J$ rising			80		$^\circ C$
Thermal Alarm Temperature 2	$T_{JAL2}$	$T_J$ rising			100		$^\circ C$
Thermal Alarm Temperature Hysteresis					15		$^\circ C$
<b>ENABLE INPUT (nENLDO)</b>							
nENLDO Leakage Current	$I_{nENLDO-LKG}$	$V_{BATT} = 5.5V$ , $V_{nENLDO} = 5.5V$	$T_A = +25^\circ C$	-1	$\pm 0.001$	+1	$\mu A$
			$T_A = +85^\circ C$			$\pm 0.01$	
nENLDO Falling Threshold	$V_{TH\_nENLDO\_F}$	nENLDO Falling		$V_{CCINT} - 1.4$	$V_{CCINT} - 1.0$		V
nENLDO Rising Threshold	$V_{TH\_nENLDO\_R}$	nENLDO Rising			$V_{CCINT} - 0.9$	$V_{CCINT} - 0.6$	V
$V_{CC}$ Internal	$V_{CCINT}$	(Note 2)	$V_{CHGIN} = 0V$ , battery is present ( $V_{BATT}$ is valid)	$V_{BATT}$			V
			$V_{CHGIN} = 5V$ , not USB suspended ( $USBS = 0$ )	$V_L$			
nENLDO Pullup	$R_{nEN-PU}$	Pullup to $V_{CCINT}$	$PU\_DIS = 0$	200			$k\Omega$
			$PU\_DIS = 1$	10000			
Debounce Time	$t_{DBNC\_nENLDO}$	Rising and falling, not in factory-ship mode	$DB\_nENLDO = 0$ (Note 3)	200			$\mu s$
			$DB\_nENLDO = 1$	30			
	$t_{FSM-EXDB}$	Falling only, factory-ship mode (Note 4)	250			ms	
Manual Reset Time	$t_{MRST}$	$T\_MRST = 0$	5	8	10	s	
		$T\_MRST = 1$	10	16	20		
Watchdog Timer Period	$t_{WD}$	$WDT\_PER[1:0] = 0b11$		89	128	154	s

**Electrical Characteristics (continued)**

( $V_{CHGIN} = 0V$ ,  $V_{SYS} = V_{BATT} = V_{INLDO} = 3.7V$ ,  $V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>INTERRUPT OUTPUT (nIRQ)</b>							
nIRQ Output Low Voltage	$V_{nIRQ-LO}$	Sinking 2mA			0.4	V	
nIRQ Leakage Current	$I_{nIRQ-LKG}$	$V_{SYS} = V_{IO} = 5.5V$ , nIRQ set to be high impedance (i.e., no interrupts), $V_{nIRQ} = 0V$ and 3.6V	$T_A = +25^\circ C$	-1	$\pm 0.001$	+1	$\mu A$
			$T_A = +85^\circ C$		$\pm 0.01$		

**Electrical Characteristics—Smart Power Selector Charger**

( $V_{CHGIN} = 5.0V$ ,  $V_{SYS} = 4.5V$ ,  $V_{BATT} = 4.2V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC INPUT</b>						
CHGIN Valid Voltage Range	$V_{CHGIN}$	Initial CHGIN voltage before enabling charging	4.10		7.25	V
CHGIN Standoff Voltage Range	$V_{STANDOFF}$	DC rising		28		V
CHGIN Overvoltage Threshold	$V_{CHGIN\_OVP}$	DC rising	7.25	7.50	7.75	V
CHGIN Overvoltage Hysteresis				100		mV
CHGIN Undervoltage Lockout	$V_{CHGIN\_UVLO}$	DC rising	3.9	4.0	4.1	V
CHGIN Undervoltage-Lockout Hysteresis				500		mV
Input Current-Limit Range	$I_{CHGIN-LIM}$	$V_{SYS} = V_{SYS-REG} - 100mV$ , programmable in 95mA steps	95		475	mA
Input Current-Limit Accuracy		$I_{CHGIN-LIM} = 95mA$ , $V_{SYS} = V_{SYS-REG} - 100mV$	90	95	100	mA
Minimum Input Voltage Regulation Range	$V_{CHGIN-MIN}$	$V_{CHGIN}$ falling due to loading conditions and/or high-impedance charge source, programmable in 100mV increments with $V_{CHGIN\_MIN}[2:0]$	4.0		4.7	V
Minimum Input Voltage Regulation Accuracy		$V_{CHGIN-MIN} = 4.5V$ ( $V_{CHGIN\_MIN}[2:0] = 0b101$ ), $I_{CHGIN}$ reduced by 10%	4.32	4.50	4.68	V
Charger Input Debounce Timer	$t_{CHGIN-DB}$	$V_{CHGIN} = 5V$ , time before CHGIN is allowed to deliver current to SYS or BATT	100	120	140	ms

**Electrical Characteristics—Smart Power Selector Charger (continued)**

( $V_{CHGIN} = 5.0V$ ,  $V_{SYS} = 4.5V$ ,  $V_{BATT} = 4.2V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>SUPPLY AND QUIESCENT CURRENTS</b>							
CHGIN Supply Current	$I_{CHGIN}$	$V_{CHGIN} = 5V$ , charger is not in USB suspend (USBS = 0), charging is finished (CHG_DTLS[3:0] indicate done), $I_{SYS} = 0mA$		1.0	1.8	mA	
		$V_{CHGIN} = 0V$ to $1V$ , $V_{BATT} = 3.3V$ , $I_{SYS} = 0mA$			50	$\mu A$	
CHGIN Suspend Supply Current	$I_{CHGIN-SUS}$	$V_{CHGIN} = 5V$ , charger in USB suspend (USBS = 1)			50	$\mu A$	
BATT Bias Current	$I_{BATT-BIAS}$	$V_{CHGIN} = 5V$ , charger is not in USB suspend (USBS = 0), charging is finished (CHG_DTLS[3:0] indicate done), $I_{SYS} = 0mA$		5		$\mu A$	
<b>PREQUALIFICATION</b>							
Charge Current Soft-Start Slew Time		Zero to full-scale		1		ms	
Prequalification Voltage Threshold Range	$V_{PQ}$	Programmable in 100mV steps with CHG_PQ[2:0]	2.3		3.0	V	
Prequalification Voltage Threshold Accuracy		$V_{PQ} = 3.0V$	-3		+3	%	
Prequalification Mode Charge Current	$I_{PQ}$	$V_{BATT} = 2.5V$ , $V_{PQ} = 3.0V$ , expressed as a percentage of $I_{FAST-CHG}$	$I_{PQ} = 0$	10		%	
			$I_{PQ} = 1$	20			
Prequalification Safety Timer	$t_{PQ}$	$V_{BATT} < V_{PQ} = 3.0V$	27	30	33	minutes	
<b>FAST-CHARGE</b>							
Fast-Charge Voltage Range	$V_{FAST-CHG}$	$I_{BATT} = 0mA$ , programmable in 25mV steps with CHG_CV[5:0]	3.6		4.6	V	
Fast-Charge Voltage Accuracy		$I_{BATT} = 0mA$	$V_{FAST-CHG} = 4.3V$ , $V_{SYS} = 4.5V$ , $T_A = +25^\circ C$	-0.5	$\pm 0.15$	+0.5	%
			$V_{FAST-CHG} = 3.6V$ to $4.6V$ , $V_{SYS} = 4.8V$			1.0	
Fast-Charge Current Range	$I_{FAST-CHG}$	Programmable in 7.5mA steps with CHG_CC[5:0]	7.5		300	mA	

**Electrical Characteristics—Smart Power Selector Charger (continued)**

( $V_{CHGIN} = 5.0V$ ,  $V_{SYS} = 4.5V$ ,  $V_{BATT} = 4.2V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Fast-Charge Current Accuracy		$T_A = +25^\circ C$ , $V_{BATT} = V_{FAST-CHG} - 300mV$	$I_{FAST-CHG} = 15mA$	-1.5		+1.5	%
			$I_{FAST-CHG} = 300mA$	-1.5		+1.5	
Fast-Charge Current Accuracy over Temperature		Across all current settings, $V_{BATT} = V_{FAST-CHG} - 300mV$ , $T_A = -40^\circ C$ to $+85^\circ C$	-10		+10	%	
Fast-Charge Safety Timer Range	$t_{FC}$	Programmable in 2 hour increments or disabled with $T\_FAST\_CHG[1:0]$ , time measured from prequal done to timer fault	3		7	hours	
Fast-Charge Safety Timer Accuracy		$t_{FC} = 3$ hours	-10		+10	%	
Fast-Charge Safety Timer Suspend Threshold		Fast-charge CC mode, fast-charge safety timer paused when charge current drops below this threshold, expressed as a percentage of $I_{FAST-CHG}$		20		%	
Junction Temperature Regulation Setting Range	$T_{J-REG}$	Programmable in $10^\circ C$ steps with $TJ\_REG[2:0]$	60		100	$^\circ C$	
Junction Temperature Regulation Loop Gain	$G_{TJ-REG}$	Rate at which $I_{FAST-CHG}/I_{PQ}$ is reduced to maintain $T_{J-REG}$ , expressed a percentage of $I_{FAST-CHG}/I_{PQ}$ per degree centigrade rise		-5.4		$\%/^\circ C$	
<b>TERMINATION AND TOPOFF</b>							
End-of-Charge Termination Current	$I_{TERM}$	$I\_TERM = 0b00$ (expressed as a percentage of $I_{FAST-CHG}$ )		5		%	
		$I\_TERM = 0b01$ (expressed as a percentage of $I_{FAST-CHG}$ )		7.5			
		$I\_TERM = 0b10$ (expressed as a percentage of $I_{FAST-CHG}$ )	8.5	10	11.5		
		$I\_TERM = 0b11$ (expressed as a percentage of $I_{FAST-CHG}$ )		15			
Top-Off Timer Range	$t_{TO}$	$I_{BATT} < I_{TERM}$ , programmable in 5 minute steps with $T\_TOPOFF[2:0]$	0		35	minutes	
Top-Off Timer Accuracy		$t_{TO} = 10$ minutes	-10		+10	%	

### Electrical Characteristics—Smart Power Selector Charger (continued)

( $V_{CHGIN} = 5.0V$ ,  $V_{SYS} = 4.5V$ ,  $V_{BATT} = 4.2V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Charge Restart Threshold	$V_{RESTART}$	Charging is finished (CHG_DTLS[3:0] indicate done), charging resumes when $V_{BATT} < V_{FAST-CHG} - V_{RESTART}$	65	150		mV	
End-of-Charge Termination Current Accuracy		$I_{FAST-CHG} = 15mA$ , $I_{TERM} = 1.5mA$ (10% of $I_{FAST-CHG}$ ), $T_A = +25^\circ C$	1.35	1.5	1.65	mA	
		$I_{FAST-CHG} = 300mA$ , $I_{TERM} = 30mA$ (10% of $I_{FAST-CHG}$ ), $T_A = +25^\circ C$	27	30	33		
End-of-Charge Termination Current Glitch Filter				60		$\mu s$	
<b>DEVICE ON-RESISTANCE AND LEAKAGE</b>							
BATT to SYS On-Resistance		$V_{BATT} = 3.7V$ , $I_{BATT} = 300mA$ , $V_{CHGIN} = 0V$ , battery is discharging to SYS		100	150	$m\Omega$	
Charger FET Leakage Current		$V_{SYS} = 4.5V$ , $V_{BATT} = 0V$ , charger disabled	$T_A = +25^\circ C$	0.1	1.0	$\mu A$	
			$T_A = +85^\circ C$	1			
		$V_{SYS} = 0V$ , $V_{BATT} = 4.2V$ , factory-ship mode	$T_A = +25^\circ C$	0.1	1.0		
			$T_A = +85^\circ C$	1			
CHGIN to SYS On-Resistance		$V_{CHGIN} = 4.65V$ , $I_{CHGIN} = 400mA$		600		$m\Omega$	
Input FET Leakage Current		$V_{CHGIN} = 0V$ , $V_{SYS} = 4.2V$ , body-switched diode reverse biased	$T_A = +25^\circ C$	0.1	1.0	$\mu A$	
			$T_A = +85^\circ C$	1			
<b>SYSTEM NODE</b>							
System Voltage Regulation Range	$V_{SYS-REG}$	Programmable in 25mV steps with $V_{SYS\_REG}[4:0]$	4.1		4.8	V	
System Voltage Regulation Accuracy	$V_{SYS}$	$V_{SYS-REG} = 4.5V$ , $I_{SYS} = 1mA$	$T_A = +25^\circ C$	4.41	4.50	4.59	V
			$T_A = -40^\circ C$ to $+85^\circ C$	4.365	4.5	4.635	
Minimum System Voltage Regulation Loop Setpoint	$V_{SYS-MIN}$	$V_{CHGIN} = 5V$ , $V_{SYS-REG} = 4.5V$ , $V_{SYS} < V_{SYS-REG}$ due to $I_{CHGIN} = I_{CHGIN-LIM}$ (input in current limit), battery charging, $I_{BATT}$ reduced to 50% of $I_{FAST-CHG}$ (minimum system voltage regulation active)	4.34	4.4	4.45	V	
Supplement Mode System Voltage Regulation		$I_{SYS} = 150mA$		$V_{BATT} - 0.15V$		V	

**Electrical Characteristics—Adjustable Thermistor Temperature Monitors**

( $V_{CHGIN} = 5.0V$ ,  $V_{SYS} = 4.5V$ ,  $V_{BATT} = 4.2V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>JEITA TEMPERATURE MONITORS</b>						
TBIAS Voltage	$V_{TBIAS}$	THM_EN = 1, $V_{CHGIN} = 5V$		1.25		V
JEITA Cold Threshold Range	$V_{COLD}$	Voltage rising threshold, programmable with THM_COLD[1:0] in $5^\circ C$ increments when using an NTC $\beta = 3380K$	0.867		1.024	V
JEITA Cool Threshold Range	$V_{COOL}$	Voltage rising threshold, programmable with THM_COOL[1:0] in $5^\circ C$ increments when using an NTC $\beta = 3380K$	0.747		0.923	V
JEITA Warm Threshold Range	$V_{WARM}$	Voltage falling threshold, programmable with THM_WARM[1:0] in $5^\circ C$ increments when using an NTC $\beta = 3380K$	0.367		0.511	V
JEITA Hot Threshold Range	$V_{HOT}$	Voltage falling threshold, programmable with THM_HOT[1:0] in $5^\circ C$ increments when using an NTC $\beta = 3380K$	0.291		0.411	V
Temperature Threshold Accuracy		Voltage threshold accuracy expressed as temperature for an NTC $\beta = 3380K$		$\pm 3$		$^\circ C$
Temperature Threshold Hysteresis		Temperature hysteresis set on each voltage threshold for an NTC $\beta = 3380K$		3		$^\circ C$
JEITA Modified Fast-Charge Voltage Range	$V_{FAST-CHG\_JEITA}$	$I_{BATT} = 0mA$ , programmable in 25mV steps, battery is either cool or warm	3.6		4.6	V
JEITA Modified Fast-Charge Current Range	$I_{FAST-CHG\_JEITA}$	Programmable in 7.5mA steps, battery is either cool or warm	7.5		300	mA

## Electrical Characteristics—Analog Multiplexer

( $V_{CHGIN} = 5.0V$ ,  $V_{SYS} = 4.5V$ ,  $V_{BATT} = 4.2V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>ANALOG MULTIPLEXER</b>						
Full-Scale Voltage	$V_{FS}$			1.25		V
Channel Switching Time				0.3		$\mu s$
Off Leakage Current		$V_{AMUX} = 0V$ , AMUX is high impedance	$T_A = +25^\circ C$	1	500	nA
			$T_A = +85^\circ C$	1		$\mu A$
<b>CHGIN POWER MEASUREMENT</b>						
CHGIN Current Monitor Gain	$G_{I_{CHGIN}}$	$V_{FS}$ corresponds to maximum $I_{CHGIN-LIM}$ setting		2.632		V/A
CHGIN Voltage Monitor Gain	$G_{V_{CHGIN}}$	$V_{FS}$ corresponds to $V_{CHGIN\_OVP}$		0.167		V/V
<b>BATT AND SYS POWER MEASUREMENT</b>						
Battery Charge Current Monitor Gain	$G_{I_{BATT-CHG}}$	$V_{FS}$ corresponds to 100% of $I_{FAST-CHG}$ setting (CHG_CC[5:0])		12.5		mV/%
Charge Current Monitor Accuracy		$I_{FAST-CHG} = 15mA$ , $T_A = +25^\circ C$ , $V_{BATT} = V_{FAST-CHG} - 300mV$		-3.5	+3.5	%
			$I_{FAST-CHG} = 300mA$ , $T_A = +25^\circ C$ , $V_{BATT} = V_{FAST-CHG} - 300mV$	-3.5	+3.5	
Charge Current Monitor Accuracy over Temperature		Across all current settings, $V_{BATT} = V_{FAST-CHG} - 300mV$		-10	+10	%
Battery Discharge Monitor Full-Scale Current Range	$I_{DISCHG-SCALE}$	Programmable with IMON_DISCHG_SCALE[3:0]		8.2	300	mA
Battery Discharge Current Monitor Accuracy		15mA to 300mA battery discharge current, $I_{DISCHG-SCALE} = 300mA$		-15	+15	%
Battery Discharge Current Monitor Offset		$I_{BATT} = 0mA$		-0.5	+0.8	mA
Battery-Voltage Monitor Gain	$G_{V_{BATT}}$	$V_{FS}$ corresponds to maximum $V_{FAST-CHG}$ setting		0.272		V/V
SYS Voltage Monitor Gain	$G_{V_{SYS}}$	$V_{FS}$ corresponds to maximum $V_{SYS-REG}$ setting		0.26		V/V
<b>THM AND TBIAS VOLTAGE MEASUREMENT</b>						
THM Voltage Monitor Gain	$G_{V_{THM}}$			1		V/V
TBIAS Voltage Monitor Gain	$G_{V_{TBIAS}}$			1		V/V

## Electrical Characteristics—Linear Regulator

( $V_{SYS} = V_{INLDO} = 3.7V$ ,  $C_{SYS} = 22\mu F$ ,  $C_{LDO} = 2.2\mu F$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>LDO</b>							
INLDO Voltage Range	$V_{INLDO}$	INLDO cannot exceed $V_{SYS}$ by 0.3V		1.7		5.5	V
INLDO Supply Current	$I_{INLDO-Q}$	$V_{LDO} = 1.2V$ , no load	Low-power mode		1.5		$\mu A$
		$V_{LDO} = 1.2V$ , no load	Normal mode		12		
LDO Output Voltage Range	$V_{LDO-REG}$	Target regulation voltage. Programmable in 25mV steps with LDO_VREG[6:0].		0.8		3.975	V
LDO Output Voltage Accuracy	$V_{LDO}$	$V_{INLDO} = V_{LDO} + 0.3V$ to 5.5V, across all $V_{LDO-REG}$ settings, bias in normal mode	$I_{LDO} = 0.1mA$ to 150mA, $T_A = -5^\circ C$ to $+85^\circ C$ , normal mode	-2		+2	%
			$I_{LDO} = 0.1mA$ to 150mA, $T_A = -40^\circ C$ , normal mode	-3		+3	
			$I_{LDO} = 0.1mA$ to 5mA, low-power mode	-6.5		+6.5	
LDO Maximum Output Current	$I_{LDO}$	Normal mode (Note 7)		150			mA
		Low-power mode (Note 7)		5			
Load Regulation		$V_{INLDO} = V_{LDO} + 0.3V$ to 5.5V, across all $V_{LDO-REG}$ settings	$I_{LDO} = 0.1mA$ to 150mA, normal mode		0.5		%
			$I_{LDO} = 0.1mA$ to 5mA, low-power mode		0.5		
Line Regulation		$I_{LDO} = 0.1mA$ , $V_{INLDO} = V_{LDO} + 0.3V$ to 5.5V, across all $V_{LDO-REG}$ settings	Normal mode		0.05		%/V
			Low-power mode		0.05		
Dropout Voltage	$V_{DO}$	$I_{LDO} = 150mA$ , normal mode (Note 6)	$V_{INLDO} = 3.0V$ , $V_{LDO-REG} = 3.3V$		60	150	mV
		$I_{LDO} = 150mA$ , Normal Mode (Note 6)	$V_{INLDO} = 1.7V$ , $V_{LDO-REG} = 1.85V$		100		
LDO Current Limit	$I_{LDO-LIM}$	$V_{LDO} = 90\%$ of programmed target	Normal mode	160	300	560	mA
			Low-power mode		40		
LDO Output Capacitance for Stability	$C_{LDO}$	(Note 5)		1.1	2.2		$\mu F$
LDO Startup Ramp Rate	$\Delta V_{LDO}/\Delta t$	10% to 90% of final value			20		mV/ $\mu s$



**Electrical Characteristics—Linear Regulator (continued)**

( $V_{SYS} = V_{INLDO} = 3.7V$ ,  $C_{SYS} = 22\mu F$ ,  $C_{LDO} = 2.2\mu F$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Output Noise		LDO and bias in normal mode, $f = 10Hz$ to $100kHz$ , $I_{LDO} = 15mA$	$V_{SYS} = V_{INLDO} = 2.7V$ , $V_{LDO} = 0.8V$		100		$\mu V_{RMS}$
			$V_{SYS} = V_{INLDO} = 2.7V$ , $V_{LDO} = 1.0V$		150		
			$V_{SYS} = V_{INLDO} = 2.7V$ , $V_{LDO} = 2.0V$		200		
			$V_{SYS} = V_{INLDO} = 3.7V$ , $V_{LDO} = 3.0V$		300		
			$V_{SYS} = V_{INLDO} = 5.5V$ , $V_{LDO} = 3.975V$		400		
Power-Supply Rejection Ratio	PSRR	LDO in normal-power mode, bias in low-power mode, $V_{SYS} = 3.6V$ , $V_{INLDO} = 2.8V + 20mV_{pp}$ , $f = 10Hz$ to $1kHz$ , $V_{LDO} = 1.8V$ , $I_{LDO} = 15mA$		60			dB
Active Discharge Resistance	$R_{AD\_LDO}$			100			$\Omega$
<b>LDO POWER-OK OUTPUT (POKLDO)</b>							
POKLDO Threshold	$V_{POKLDO\_R}$	$V_{LDO}$ rising, expressed as a percentage of $V_{LDO-REG}$		82.5	87.5	92.5	%
	$V_{POKLDO\_F}$	$V_{LDO}$ falling, expressed as a percentage of $V_{LDO-REG}$		79	84	89	
POKLDO Low Voltage	$V_{POKLDO}$	POKLDO = low, sinking 2mA				0.4	V
POKLDO Leakage Current	$I_{POKLDO-LKG}$	$V_{SYS} = V_{IO} = 5.5V$ , POKLDO is high-Z, $V_{POKLDO} = 0V$ or $5.5V$	$T_A = +25^\circ C$	-1	$\pm 0.001$	+1	$\mu A$
			$T_A = +85^\circ C$			$\pm 0.01$	
<b>LDO POWER-MODE INPUT (PMLDO)</b>							
PMLDO Logic-High Threshold	$V_{PMLDO\_HI}$			$0.7 \times V_{IO}$			V
PMLDO Logic-Low Threshold	$V_{PMLDO\_LO}$					$0.3 \times V_{IO}$	V
PMLDO Debounce Timer	$t_{PMLDO-DB}$	(Note 3)			200		$\mu s$
PMLDO Leakage Current	$I_{PMLDO-LKG}$	$V_{SYS} = V_{IO} = 5.5V$ , $V_{PMLDO} = 0V$ or $5.5V$	$T_A = +25^\circ C$	-1	$\pm 0.001$	+1	$\mu A$
			$T_A = +85^\circ C$			$\pm 0.01$	

## Electrical Characteristics—Dual-Channel Current Sink Driver

( $V_{SYS} = 3.7V$ ,  $V_{SNKx} = 0.2V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>DUAL-CHANNEL CURRENT SINK DRIVER</b>							
Current Sink Quiescent Current	$\Delta I_{BATT-Q}$	Change in supply current when one channel is enabled and delivering 12.8mA, $V_{SNKx} = 0.2V$			6		$\mu A$
Current Sink Leakage		All current sink drivers combined, outputs disabled, $V_{SNKx} = 5.5V$ ,	$T_A = +25^\circ C$	+0.1	+1.0		$\mu A$
			$T_A = +85^\circ C$	+1.0			
Sink Current Range	$I_{SNKx}$	Programmable with $BRT\_SNKx[4:0]$	$SNK\_FSx[1:0] = 0b01$	0.1		3.2	mA
			$SNK\_FSx[1:0] = 0b10$	0.2		6.4	
			$SNK\_FSx[1:0] = 0b11$	0.4		12.8	
<b>3.2mA CURRENT SINK RANGE (<math>SNK\_FSx[1:0]=0b01</math>)</b>							
Current Sink DAC Bits					5		bits
Current Sink Accuracy		$BRT\_SNKx[4:0] = 0b11111$	$SNK\_FSx[1:0] = 0b01$ , $T_A = +25^\circ C$	3.10	3.20	3.25	mA
			$SNK\_FSx[1:0] = 0b01$ , $T_A = -40^\circ C$ to $+85^\circ C$	2.975	3.20	3.425	
Dropout Voltage	$V_{DO}$	$BRT\_SNKx[4:0] = 0b11111$	$SNK\_FSx[1:0] = 0b01$ , $I_{SNKx} = 2.9mA$		35	70	mV
<b>6.4mA CURRENT SINK RANGE (<math>SNK\_FSx[1:0]=0b10</math>)</b>							
Current Sink Accuracy		$BRT\_SNKx[4:0] = 0b11111$	$SNK\_FSx[1:0] = 0b10$ , $T_A = +25^\circ C$	6.30	6.40	6.50	mA
			$SNK\_FSx[1:0] = 0b10$ , $T_A = -40^\circ C$ to $+85^\circ C$	5.95	6.40	6.85	
Dropout Voltage	$V_{DO}$	$BRT\_SNKx[4:0] = 0b11111$	$SNK\_FSx[1:0] = 0b10$ , $I_{SNKx} = 5.75mA$		35	70	mV
<b>12.8mA CURRENT SINK RANGE (<math>SNK\_FSx[1:0]=0b11</math>)</b>							
Current Sink Accuracy		$BRT\_SNKx[4:0] = 0b11111$	$SNK\_FSx[1:0] = 0b11$ , $T_A = +25^\circ C$	12.6	12.8	13.0	mA
			$SNK\_FSx[1:0] = 0b11$ , $T_A = -40^\circ C$ to $+85^\circ C$	11.9	12.8	13.7	
Dropout Voltage	$V_{DO}$	$BRT\_SNKx[4:0] = 0b11111$	$SNK\_FSx[1:0] = 0b11$ , $I_{SNKx} = 11.5mA$		35	70	mV
<b>TIMING CHARACTERISTICS</b>							
Root Clock Frequency				25.6	32.0	38.4	Hz

**Electrical Characteristics—Dual-Channel Current Sink Driver (continued)**

( $V_{SYS} = 3.7V$ ,  $V_{SNKx} = 0.2V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>TIMING CHARACTERISTICS / BLINK PERIOD SETTINGS</b>						
Minimum Blink Period		P_SNKx[3:0] = 0b0000	0.5			s
			16			clocks
Maximum Blink Period		P_SNKx[3:0] = 0b1111	8			s
			256			clocks
Blink Period LSB			0.5			s
			16			clocks
<b>TIMING CHARACTERISTICS / BLINK DUTY CYCLE</b>						
Minimum Blink Duty Cycle		D_SNKx[3:0] = 0b0000	6.25			%
Maximum Blink Duty Cycle		D_SNKx[3:0] = 0b1111	100			%
Blink Duty Cycle LSB			6.25			%

**Electrical Characteristics—I<sup>2</sup>C Serial Interface**

( $V_{SYS} = 3.7V$ ,  $V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SERIAL INTERFACE//I/O STAGE</b>						
$V_{IO}$ Voltage Range	$V_{IO}$		1.7		3.6	V
$V_{IO}$ Bias Current		$T_A = +25^\circ C$	-1	0	+1	$\mu A$
SCL, SDA Input High Voltage	$V_{IH}$		0.7 x $V_{IO}$			V
SCL, SDA Input Low Voltage	$V_{IL}$				0.3 x $V_{IO}$	V
SCL, SDA Input Hysteresis	$V_{HYS}$		0.05 x $V_{IO}$			V
SCL, SDA Input Leakage Current	$I_I$	$V_{IO} = 3.6V$ , $V_{SCL} = V_{SDA} = 0V$ or $3.6V$	-10		10	$\mu A$
SDA Output Low Voltage	$V_{OL}$	Sinking 20mA			0.4	V
SCL, SDA Pin Capacitance		(Note 8)		10		pF
Input Filter Suppressed Spike Maximum Pulse Width	$t_{SP}$	(Note 8)		50		ns

**Electrical Characteristics—I<sup>2</sup>C Serial Interface (continued)**

( $V_{SYS} = 3.7V$ ,  $V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^\circ C$ , limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SERIAL INTERFACE/TIMING</b>						
Clock Frequency	$f_{SCL}$				1	MHz
Bus Free Time between STOP and START Condition	$t_{BUF}$		0.5			$\mu s$
Setup Time REPEATED START Condition	$t_{SU;STA}$		260			ns
Hold Time REPEATED START Condition	$t_{HD;STA}$		260			ns
SCL Low Period	$t_{LOW}$		500			ns
SCL High Period	$t_{HIGH}$		260			ns
Data Setup Time	$t_{SU;DAT}$		50			ns
Data Hold Time	$t_{HD;DAT}$		0			$\mu s$
Setup Time for STOP Condition	$t_{SU;STO}$		260			ns

**Note 2:** See the [nENLDO Pullup Resistors to  \$V\_{CCINT}\$  \( \$V\_{CC}\$  Internal\)](#) section of the data sheet.

**Note 3:** Digitally debounced for two consecutive 100 $\mu s$  clock periods. Typical debounce time is at least 200 $\mu s$  and up to 300 $\mu s$  due to synchronization to the digital clock.

**Note 4:** This is the amount of additional debounce time required to exit factory-ship mode (250ms, typ additional time).

**Note 5:** For stability, guaranteed by design and not production tested.










**Note 6:** The dropout voltage is the difference between the input voltage and the output voltage when the input voltage is within the valid input voltage range, but below the output voltage setpoint. For example, if the output voltage setpoint is 1.85V, the input voltage is 1.7V, and the actual output voltage is 1.65V, then the dropout voltage is 50mV ( $V_{DO} = V_{INLDO} - V_{LDO}$ ).

**Note 7:** The "Maximum Output Current" is guaranteed by the "Output Voltage Accuracy" tests.

**Note 8:** Design guidance only. Not production tested.










Typical Operating Characteristics

(Typical Application Circuits,  $V_{CHGIN} = 0V$ ,  $V_{SYS} = V_{BATT} = V_{INLDO} = 3.7V$ ,  $V_{IO} = 1.8V$ ,  $V_{SYS-REG} = 4.5V$ , BIAS in low-power mode, LDO in normal mode,  $T_A = +25^\circ C$ , unless otherwise noted.) ( $T_A = +25^\circ C$ , unless otherwise noted.)




Typical Operating Characteristics (continued)

(Typical Application Circuits,  $V_{CHGIN} = 0V$ ,  $V_{SYS} = V_{BATT} = V_{INLDO} = 3.7V$ ,  $V_{IO} = 1.8V$ ,  $V_{SYS-REG} = 4.5V$ , BIAS in low-power mode, LDO in normal mode,  $T_A = +25^\circ C$ , unless otherwise noted.) ( $T_A = +25^\circ C$ , unless otherwise noted.)



### Bump Configuration



### Bump Description


PIN	NAME	FUNCTION	TYPE
<b>CHARGER</b>			
A1	CHGIN	Charger Input. Connect to a 5V DC charging source. Bypass to GND with a 4.7µF ceramic capacitor.	power input
A2	V <sub>L</sub>	Internal Charger 3V Logic Supply Powered from CHGIN. Bypass to GND with a 1µF ceramic capacitor. Do not load V <sub>L</sub> externally.	power
A3	AMUX	Analog Multiplexer Output. Connect to system ADC to perform conversions on charger power signals. Leave this pin unconnected if unused.	analog output
B1	SYS	System Power Output. SYS provides power to the system resources as well as the control logic of the IC. Bypass to GND with a 22µF ceramic capacitor.	power output
B2	THM	Thermistor Monitor. Thermally couple an NTC to the battery and connect between THM and GND.	analog input
C1	BATT	Li+ Battery Connection. Connect to positive battery terminal. Bypass to GND with a 4.7µF ceramic capacitor.	power i/o
C2	TBIAS	Thermistor Bias Supply. Connect a resistor equal to the NTC's room temperature resistance between TBIAS and THM. Do not load TBIAS with other external circuitry.	analog
C3, D1	GND	Ground. Connect to the negative battery terminal and the low-impedance ground plane of the PCB.	ground

## Bump Description (continued)

PIN	NAME	FUNCTION	TYPE
<b>LINEAR REGULATOR</b>			
A4	nENLDO	Active-Low LDO Enable Input. This digital input also causes the IC to exit factory-ship mode. Pulled up internally to V <sub>CCINT</sub> . See the <a href="#">Hardware Enable (nENLDO)</a> section.	digital input
B3	PMLDO	LDO Power-Mode Control Input. This digital input causes the LDO to change between low-power mode and normal mode when the MSB of LDO_PM[1:0] is set. See the <a href="#">LDO Power Mode (PMLDO)</a> section.	digital input
B4	POKLDO	Open-Drain Linear Regulator Power-OK Output. Connect a 100kΩ pullup resistor between POKLDO and a voltage equal to or less than V <sub>SYS</sub> if this pin is used. Leave unconnected if unused.	digital output
D4	INLDO	Linear Regulator Input. Connect to GND if unused.	power input
D5	LDO	Linear Regulator Output. Bypass to GND with a 2.2μF ceramic capacitor. Leave unconnected if unused.	power output
<b>DUAL-CHANNEL CURRENT SINK</b>			
D2	SNK1	Current Sink Port 1. SNK1 is typically connected to the cathode of an LED and is capable of sinking up to 12.8mA. Connect to GND if unused.	power
D3	SNK2	Current Sink Port 2. SNK2 is typically connected to the cathode of an LED and is capable of sinking up to 12.8mA. Connect to GND if unused.	power
<b>I<sup>2</sup>C SERIAL INTERFACE</b>			
A5	nIRQ	Active-Low, Open-Drain Interrupt Output. Connect a 100kΩ pullup resistor between nIRQ and a voltage equal to or less than V <sub>SYS</sub> .	digital output
B5	SDA	I <sup>2</sup> C Serial Interface Data	digital i/o
C4	V <sub>IO</sub>	I <sup>2</sup> C Serial Interface Voltage Supply	power input
C5	SCL	I <sup>2</sup> C Serial Interface Clock	digital input



Simplified Block Diagram



**Detailed Description**

The MAX77734 is a tiny power-management integrated circuit (PMIC) that integrates the following:

- Instant-on linear-mode lithium-ion/lithium-polymer (Li+) battery charger optimized for small battery cells (see [Detailed Description—Smart Power Selector Charger](#))
- NTC thermistor monitor for automatic JEITA-safe-charging (see [Detailed Description—Adjustable Thermistor Temperature Monitors](#))
- Analog Multiplexer (MUX) which enables an external ADC to monitor power (see [Detailed Description—Analog Multiplexer](#))
- 150mA linear regulator (see [Detailed Description—Linear Regulator](#))
- Dual-channel current sinks with individual pattern control (see [Detailed Description—Dual-Channel Current Sink Driver](#))

The ICs internal top-level digital logic is described in the [On/Off Controller](#) section of the data sheet. The IC is fully configurable through I<sup>2</sup>C (see the [Register Map](#) and

[Detailed Description—I<sup>2</sup>C Serial Interface](#)). The active-low nENLDO input can be used to wake-up the LDO using an external on-key. See [Hardware Enable \(nENLDO\)](#).

A low-I<sub>Q</sub> (0.2μA typ) factory-ship mode can be entered to isolate the battery node (BATT) from the system (SYS) to prevent slow cell discharge due to a high combined shutdown current of all external SYS loads (see [Factory-Ship Mode State](#)).

A watchdog timer can be enabled through I<sup>2</sup>C (or factory-enabled and locked) to provide supervisory reset in the event that serial activity from the host controller suddenly stops (see [Watchdog Timer](#)).

Additionally, a SYS voltage supervisory function is accomplished by the undervoltage (UVLO), overvoltage (OVLO), and power-on reset (POR) comparators.

**On/Off Controller**

The IC top-level on/off controller uses a synchronous digital state machine with a 100μs clock. Asynchronous inputs to the state machine can take up to 100μs to take effect due to clock synchronization.

The state machine is drawn in [Figure 1](#) and [Figure 2](#). State transition conditions are listed in [Table 1](#).




Figure 1. On/Off Controller State Machine