Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

MAX78615+PPM

Isolated Energy Measurement Processor for Polyphase Monitoring Systems

General Description

The MAX78615+PPM is part of an isolated energy measurement processor (EMP) chipset for polyphase power monitoring systems. It is designed for real-time monitoring for a variety of typical three-phase configurations in industrial applications.

The device provides flexible sensor configuration for up to three MAX78700s or MAX71071s that provide up to six isolated analog inputs for interfacing to voltage and current sensors. Scaled voltages from the sensors are fed to the isolated front-end utilizing a high-resolution delta-sigma converter. Supported current sensors include resistive shunts and current transformers (CTs).

An embedded 24-bit measurement processor and firmware perform all necessary computations and data formatting for accurate reporting to the host. With integrated flash memory for storing nonvolatile calibration coefficients and device configuration settings, the MAX78615+PPM can be a completely autonomous solution.

The MAX78615+PPM is designed to interface to the host processor through the UART, SPI, or I²C interfaces, and is available in a 24-pin TQFN package.

Applications

- Polyphase Submetering
- Building Automation Systems
- Inverters and Renewable Energy Systems
- Level 1 and 2 EV Charging Systems
- Grid-Friendly Appliances and Smart Plugs

Benefits and Features

- Best-In-Class Embedded Algorithms Support Highly Accurate Electricity Measurements
  - Voltage, Current, and Frequency
  - Active, Reactive, and Apparent Power/Energy
  - Power Quality Measurements Including Peak Current and Harmonic Content
  - Digital Temperature Compensation
- Configurable Device Provides Design Flexibility
  - Nonvolatile Storage of Calibration and Configuration Parameters.
  - SPI, I²C, or UART Interface Options
  - Configurable I/O Pins for Alarm Signaling, Address Pins, or User Control
- Highly Integrated Features Support Compact Designs and Reduced Bill of Materials
  - Small 24-Pin TQFN Package
  - Internal or External Oscillator Timing References
  - Three Remote ADC Interfaces Provide Cost-Effective and Reliable Isolation
  - Quick Calibration Routines Minimize Manufacturing (System) Cost
  - Digital Temperature Compensation

***Ordering Information* appears at end of data sheet.**

Simplified Block Diagram



19-7541; Rev 0; 3/15

Absolute Maximum Ratings

Supplies and Ground Pins

V_{DD} ..... -0.5V to 4.6V
GND ..... -0.5V to +0.5V

Analog Input Pins

AV1, AV2, AV3, AI1, AI2, AI3 ..... -10mA to +10mA
-0.5V to (V_{DD} + 0.5V)

Oscillator Pins:

XIN, XOUT ..... -10mA to +10mA
-0.5V to 3.0V

Digital Pins:

Digital Pins Configured as Outputs ..... -30mA to +30mA,
-0.5 to (V_{DD} + 0.5V)

$\overline{\text{RESET}}$ and Digital Pins
Configured as Inputs ..... -10mA to +10mA,
-0.5V to +6V

Operating Junction Temperature
Peak, 100ms ..... +140°C
Continuous ..... +125°C
Storage Temperature Range ..... -45°C to +165°C
Lead Temperature (soldering, 10s) ..... +260°C
Soldering Temperature (reflow) ..... +300°C
ESD Stress on All Pins ..... ±4kV

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended External Components

NAME	FROM	TO	FUNCTION	VALUE	UNITS
XTAL	XIN	XOUT	20.000MHz	20.000	MHz
CXS	XIN	GND	Load capacitor for crystal (exact value depends on crystal specifications and parasitic capacitance of board)	18 ±10%	pF
CXL	XOUT	GND		18 ±10%	pF

Recommended Operating Conditions

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
3.3V Supply Voltage (V_{DD})	Normal operation	3.0	3.3	3.6	V
Operating Temperature		-40		+85	°C

Performance Specifications

(Note that production tests are performed at room temperature.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT LOGIC LEVELS					
Digital High-Level Input Voltage (V_{IH})		2			V
Digital Low-Level Input Voltage (V_{IL})				0.8	V
OUTPUT LOGIC LEVELS					
Digital High-Level Output Voltage (V_{OH})	I_{LOAD} = 1mA	V_{DD} - 0.4			V
	I_{LOAD} = 10mA	V_{DD} - 0.6			V
Digital Low-Level Output Voltage (V_{OL})	I_{LOAD} = 1mA	0		0.4	V
	I_{LOAD} = 10mA			0.5	V
SUPPLY CURRENT					
V_{DD} Current (Compounded)	Normal operation, V_{DD} = 3.3V		8.1	10.3	mA

Performance Specifications (continued)

(Note that production tests are performed at room temperature.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CRYSTAL OSCILLATOR					
XIN to XOUT Capacitance	(Note 1)		3		pF
Capacitance to GND (Note 1)	XIN		5		pF
	XOUT		5		
INTERNAL RC OSCILLATOR					
Nominal Frequency			20.000		MHz
Accuracy	V_{DD} = 3.0V, 3.6V; T_A = 22°C		±1.5		%
$\overline{\text{RESET}}$ PIN					
Reset Pulse Fall Time	(Note 1)		1		µs
Reset Pulse Width	(Note 1)		5		µs
SPI SLAVE PORT (Figure 1)					
SCK Cycle Time (t_{SPICYC})		1			µs
Enable Lead Time ($t_{SPILEAD}$)		15			ns
Enable Lag Time (t_{SPILAG})		0			ns
SCK Pulse Width (t_{SPIW})	High	250			ns
	Low	250			
SSB to First SCK Fall (t_{SPISCK})	Ignore if SCK is low when SSB falls (Note 1)		2		ns
Disable Time (t_{SPIDIS})	(Note 1)		0		ns
SCK to Data Out (SDO) (t_{SPIEV})				25	ns
Data Input Setup Time (SDI) (t_{SPISU})		10			ns
Data Input Hold Time (SDI) (t_{SPIH})		5			ns
I²C SLAVE PORT (Figure 2, Note 1)					
Bus Idle (Free) Time Between Transmissions (STOP/START) (t_{BUF})		1500			ns
I²C Input Fall Time (t_{ICF})	(Note 2)	20		300	ns
I²C Input Rise Time (t_{ICR})	(Note 2)	20		300	ns
I²C START or Repeated START Condition Hold Time (t_{STH})		500			ns
I²C START or Repeated START Condition Setup Time (t_{STS})		600			ns
I²C Clock High Time (t_{SCH})		600			ns
I²C Clock Low Time (t_{SCL})		1300			ns
I²C Serial Data Setup Time (t_{SDS})		100			ns
I²C Serial Data Hold Time (t_{SDH})		10			ns
I²C Valid Data Time (t_{VDA}): SCL Low to SDA Output Valid ACK Signal from SCL Low to SDA (Out) Low				900	ns

Note 1: Guaranteed by design, not subject to test.
Note 2: Dependent on bus capacitance.

Timing Diagrams



Figure 1. SPI Timing Diagram



Figure 2. I^2C Timing Diagram

Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1, 10	GND	Ground
2	IFC0/MP8	IFC0 (Interface Selection)
3	MP7	Multipurpose DIO
4	AD1/MP6	Multipurpose DIO/Address
5	SSB/MP5/SCL	Slave Select (SPI)/MP5/I²C Serial Clock
6	MP4	Multipurpose DIO
7, 18	V_{DD}	3.3V DC Supply
8	XIN	Crystal Oscillator Input
9	XOUT	Crystal Oscillator Output
10	GND	Ground
11	COMP2	Comparator 2 Input (Not Used/Reserved), No Connection
12	COMP1	Comparator 1 Input (Not Used/Reserved), No Connection
13	SDO/TX/SDAO	SPI Data Out/UART Tx/I²C Data Out
14	SDI/RX/SDAI	SPI Data In/UART Rx/I²C Data In

Pin Description (continued)

PIN	NAME	FUNCTION
15	SCK/AD0/MP1	SPI Clock/Address
16	IFC1/MP0	Multipurpose DIO/Interface Selection
17	$\overline{\text{RESET}}$	Active-Low Reset Input
19	CH2P	Pulse Transformer Interface Channel 2 (Negative)
20	CH2N	Pulse Transformer Interface Channel 2 (Positive)
21	CH1P	Pulse Transformer Interface Channel 1 (Negative)
22	CH1N	Pulse Transformer Interface Channel 1 (Positive)
23	CH3P	Pulse Transformer Interface Channel 3 (Negative)
24	CH3N	Pulse Transformer Interface Channel 3 (Positive)
—	EP	Exposed Pad. Internally connected to GND. Not intended as an electrical connection point.

Glossary

NAME	DESCRIPTION
AFE	Analog Front-End
ADC	Analog-to-Digital Converter
FSV	Peak System Voltage Required to Produce 250mVpk at the AFE ADC
FSI	Peak System Current Required to Produce 250mVpk at the AFE ADC
FSP	Full-Scale Power (FSI x FSV)
SPS	Sample Per Second
HPF	Highpass Filter

Block Diagram



On-Chip Resources Overview

The MAX78615+PPM device integrates all the hardware blocks required for accurate AC power and energy measurement. Included on the device are the following:

- Oscillator and clock management logic
- Power-on reset, watchdog timer, and reset circuitry
- 24-bit measurement processor with RAM and flash memory
- UART, SPI, and I2C serial communication interfaces and multipurpose digital I/O
- Pulse transformer interfaces (for connection to up to three or more MAX78700 or MAX71071 devices)

Clock Management

The device can be clocked by oscillator circuitry that relies on an external crystal or, as a backup source, by a trimmed internal RC oscillator. The internal RC oscillator provides an accurate clock source for UART baud rate generation.

The chip hardware automatically handles the clock sources logic and distributes the clock to the rest of the device. Upon reset or power-on, the device will utilize the internal RC oscillator circuit for the first 1024 clock cycles, allowing the external crystal adequate time to startup. The device will then automatically select the external clock, if available. It will also automatically switch back to the internal oscillator in the event of a failure with the external oscillator. This condition is also monitored by the processor and available to the user in the STATUS register.

The MAX78615+PPM external clock circuitry requires a 20.000MHz crystal. The circuitry includes two 18pF ceramic capacitors. Figure 3 shows the typical connection of the external crystal. This oscillator is self-biasing and therefore an external resistor should **not** be connected across the crystal.

An external 20MHz system clock signal can also be utilized instead of the crystal. In this case, the external clock should be connected to the XOUT pin while the XIN pin should be connected to GND.

Alternatively, if no external crystal or clock is utilized, the XOUT pin should be connected to GND and the XIN pin left unconnected.

Power-On Reset, Watchdog-Timer, and Reset Circuitry

Power-On Reset (POR)

An on-chip power-on reset (POR) block monitors the supply voltage (V_{DD}) and initializes the internal digital circuitry at power-on. Once V_{DD} is above the minimum operating threshold, the POR circuit triggers and initiates a reset sequence. It also issues a reset to the digital circuitry if the supply voltage falls below the minimum operating level.

Watchdog Timer (WDT)

A watchdog timer (WDT) block detects any software processing errors. The embedded software periodically refreshes the free-running watchdog timer to prevent it from timing out. If the WDT times out, it is an indication that software is no longer being executed in the intended sequence; thus, a system reset is initiated.

External Reset Pin ($\overline{\text{RESET}}$ Pin)

In addition to the internal sources, a reset can be forced by applying a low level to the $\overline{\text{RESET}}$ pin. If the $\overline{\text{RESET}}$ pin is pulled low, all digital activities in the device stop, except the clock management circuitry and oscillators, which continue to run. The external reset input is filtered to prevent spurious reset events in noisy environments. The reset does not occur until $\overline{\text{RESET}}$ has been held low for at least 1µs.

Once initiated, the reset mode persists until the $\overline{\text{RESET}}$ is set high and the reset timer times out (4096 clock cycles). At the completion of the reset sequence, the internal reset is released and the processor begins executing from address 0.

If not used, the $\overline{\text{RESET}}$ pin can be connected either directly or through a pullup resistor to V_{DD} supply. Figure 4 shows simple connection diagram examples.



Figure 3. Typical Connection of External Crystal



Figure 4. Connection Examples for $\overline{RESET}$ Pin

24-Bit Measurement Processor

The MAX78615+PPM integrates a fixed-point 24-bit signal processor that performs all the digital signal processing necessary for energy measurement, alarm generation, calibration, compensation, etc. Functionality and operation of the device is determined by the firmware and described in the *Functional Description and Operation* section.

Flash and RAM

The MAX78615+PPM includes 8KB of on-chip flash memory. The flash memory contains program code and is used to stores coefficients, calibration data, and configuration settings. The MAX78615+PPM includes 1.5KB of on-chip RAM, which contains the values of input and output registers and is utilized by the firmware for its operations.

Digital I/O Pins

There are a total of nine digital input/outputs on the MAX78615+PPM device. Some are dedicated to serial interface communications and configuration. Others are multi-purpose I/O (indicated as MP or “Multi-Purpose” pins) that can be used as a simple output under user control or routed to special purpose internal signals, such as alarm signaling.

Communication Interfaces

The MAX78615+PPM includes three communication interface options: UART, SPI, and I^2C. Since the I/O pins are shared, only one mode is supported at a time. Interface configuration pins are sampled at power-on or reset to determine which interface is active.

Isolated Analog Front-End (AFE)

Up to three isolation interfaces (channels) are provided to provide power, configure/control, and read measurement data from a MAX78700 or MAX71071. The power is provided by the MAX78615+PPM, through dedicated pulses that are spaced at 10.00MHz/6 (600ns period), with write and read pulses located in between. The power pulses are also used to provide the synchronization for the MAX78700 (or MAX71071) on-chip PLL. Within every power pulse cycle a write data pulse and a read data pulse is inserted.

Data sent from the MAX78615+PPM to the isolated AFE:

- Power
- ADC Configuration
- Control

Data sent from the isolated AFE to the MAX78615+PPM:

- Voltage Samples
- Current Samples
- Die Temperature
- Bandgap and Trim Information

Functional Description and Operation

This section describes the MAX78615+PPM functionality. It includes measurements and relevant calculations, alarms, auxiliary functions such as calibrations, zero-crossing, etc.

A set of input (write), output (read), and read/write registers are provided to allow access to calculated data and alarms and to configure the device. The input (write) registers values can be saved into flash memory through a specific command. The values saved into flash memory are loaded in these registers at reset or power-on as defaults.

Signal Processing Description

AFE Configuration

The MAX78615+PPM supplies configuration and control to the isolated AFEs. The MAX71071 and MAX78700 have different configurations to support the same solution.

Input Mapping

Up to three remotes can be connected to the remote interfaces. The sensors are expected by the firmware to be connected to support the logical current/voltage mapping as shown in Table 2.

Highpass Filters and Offset Removal

Offset registers for each analog input contain values to be subtracted from the raw ADC outputs for the purpose of removing inherent system DC offsets from any calculated power and RMS values. When the integrated highpass filter (HPF) is enabled, it dynamically updates the offset registers every accumulation interval. During each accumulation interval (or low-rate cycle), the HPF calculates the median or DC average of each input. Adjustable coefficients determine what portion of the measured offset is combined with the previous offset value (see Table 3).

The HPF_COEF_I and HPF_COEF_V registers contain signed fixed point numbers with a usable range of 0 to 1.0-LSB (negative values are not supported). Setting them to 1.0 (0x7FFFFF) causes the entire measured offset to be applied to the offset register enabling lump-sum offset removal. Setting them to zero disables any dynamic update of the offset registers by the HPF. The HPF coefficients apply to all three channels (current or voltage).

Table 1. Sample Rate and Preamplifier Settings

PARAMETER	MAX78700	MAX71071	NOTES
SPS	3306.9*	2381**	Samples per second
ADC PREAMP	1x	9x	—

**Sample rate per channel on multiplexed ADC.*

***Sample rate per channel with one ADC per channel.*

Table 2. Analog Input Assignment

REMOTE ANALOG INPUT PINS	REMOTE INTERFACE	INPUT NAME
INAP/N	CH1	Voltage 1 (AV1)
INBP/N		Current 1 (AI1)
INAP/N	CH2	Voltage 2 (AV2)
INBP/N		Current 2 (AI2)
INAP/N	CH3	Voltage 3 (AV3)
INBP/N		Current 3 (AI3)

Table 3. Offset Registers

REGISTER	DESCRIPTION
V1_OFFS	Voltage Input AV1 Offset Calibration
V2_ OFFS	Voltage Input AV2 Offset Calibration
V3_ OFFS	Voltage Input AV3 Offset Calibration
I1_OFFS	Current Input AI1 Offset Calibration
I2_ OFFS	Current Input AI2 Offset Calibration
I3_ OFFS	Current Input AI3 Offset Calibration

Table 4. Highpass Filter Coefficients

REGISTER	DESCRIPTION
HPF_COEF_I	HPF Coefficient for AIA, AIB, and AIC Current Inputs
HPF_COEF_V	HPF Coefficient for AVA, AVB, and AVC Voltage Inputs

Gain Correction

The system (sensors) and the MAX78615+PPM device inherently have gain errors that can be corrected by using the gain registers. These registers can be directly accessed and modified by an external host processor or automatically updated by an integrated self-calibration routine.

Input gain registers are signed fixed-point numbers with the binary point to the left of bit 21. They are set to 1.0 by default and have a usable range of 0 to 4.0-LSB (negative values are not supported). The gain equation for each input X can be described as Y = gain * X.

Die Temperature Compensation

The MAX78615+PPM receives the isolated ADC (MAX78700 or MAX71071) die temperature measurements. This data is used by the signal processor for correcting the voltage reference error (bandgap curvature). It is also available to the user in the TEMPC registers. Temperature data has a fixed scaling with a range of -16384°C to +16384°C less one LSB (format S.10). See Table 6.

Setting the temperature compensation (TC) bit in the Control register allows the firmware to further adjust the system gain based on measured isolated die temperature. The isolated ADC die temperature offset is typically calibrated by the user during the calibration stage. Die temperature gain is set to a factory default value for most applications, but can be adjusted by the user. See Table 7.

Table 5. Voltage and Current Gain Registers

REGISTER	DESCRIPTION
V1_GAIN	Voltage Input AV1 Gain Calibration
V2_GAIN	Voltage Input AV2 Gain Calibration
V3_GAIN	Voltage Input AV3 Gain Calibration
I1_GAIN	Current Input AI1 Gain Calibration
I2_GAIN	Current Input AI2 Gain Calibration
I3_GAIN	Current Input AI3 Gain Calibration

Table 6. Remote ADC Die Temperature Registers

REGISTER	DESCRIPTION	LSB	TIME SCALE
TEMPC1	Chip Temperature (Celsius°) Channel 1	°C/2^{10}	1 interval
TEMPC2	Chip Temperature (Celsius°) Channel 2	°C/2^{10}	
TEMPC3	Chip Temperature (Celsius°) Channel 3	°C/2^{10}	

Phase Compensation

Phase compensation registers are used to compensate for phase errors or time delays between the voltage input source and respective current source that are introduced by the off-chip sensor circuit. The user configurable registers are signed fixed point numbers with the binary point to the left of bit 21. Values are in units of high rate sample delays so each integer unit of delay is 1/SPS with a total possible delay of ±4 samples. See Table 8.

Example:

To compensate a phase error of 315µs (or 6.8° at 60Hz) for a MAX78700 isolated AFE it is necessary to set the relevant phase compensation register as follows:

$$\text{Compensation} = \frac{\text{Phase Error}}{\frac{1}{\text{Sample Rate}}} = \frac{315\,E^{-6}}{\frac{1}{3174.6}}$$

$$\text{Compensation} = 1.0000$$

The value to enter in the phase compensation register is therefore:

$$\text{PHASECOMP} = \frac{315\,E^{-6}}{\frac{1}{3174.6}} \times 2^{21} = 2097150 = 0x1FFFFD$$

Table 7. Remote ADC Temperature Calibration Registers

REGISTER	DESCRIPTION
T_OFFS1, TOFFS2, TOFFS3	Die Temperature Offset Calibration.
T_GAIN	Die Temperature Slope Calibration, set by factory.

Table 8. Phase Compensation Registers

REGISTER	LSB	DESCRIPTION
PHASECOMP1	SAMPLE/2^{21}	Phase (delay) compensation for AI1 relative to AV1
PHASECOMP2	SAMPLE/2^{21}	Phase (delay) compensation for AI2 relative to AV1
PHASECOMP3	SAMPLE/2^{21}	Phase (delay) compensation for AI3 relative to AV1

Voltage Input Configuration

The device supports multiple analog input configurations for determining the voltages in a three-phase system. The CONFIG register is used to instruct the device on how to compute them. See Table 9.

The VDELTA bit must be set whenever the voltage sensors measure phase voltages (line-to-neutral), but the load is connected in a Delta configuration. The MAX78615+PPM then computes line-to-line voltages from the inputs and uses those for all other computations.

The VPHASE setting determines how many voltage sensors are present, and in which phases. If three sensors are used, these bits should be set to zero. If two sensors are used, settings 01, 10 and 11 indicate the phase with no voltage sensor. This phase will then be computed such that VA+VB+VC equals to zero. Note that using two voltage sensors is not recommended in Wye-connected systems, as the previous equation may not necessarily be true.

The INV_AVx bits instruct the MAX78615+PPM to invert every sample of the corresponding voltage input, before performing any other computations based on the VDELTA and VPHASE settings. See Table 10.

Voltage Input Flowchart

Figure 5 illustrates the computational flowchart for VA, VB, and VC. The values for the voltage input configuration register can be saved in flash memory and automatically restored at power-on or reset.

Table 9. Voltage Inputs Configuration

CONFIG BITS	NAME	FUNCTION
22	INV_AV3	Invert voltage samples AV3
21	INV_AV2	Invert voltage samples AV2
20	INV_AV1	Invert voltage samples AV1
5	VDELTA	Compute and report line-to-line voltages
4:3	VPHASE	Missing sensor on voltage input or reference

Table 10. Voltage Inputs Computation

VDELTA	VPHASE	VA	VB	VC
0	00	AV1	AV2	AV3
0	01	AV3-AV2	AV2	AV3
0	10	AV1	AV1-AV3	AV3
0	11	AV1	AV2	AV2-AV1
1	00	AV3-AV1	AV1-AV2	AV2-AV3
1	01	AV2-AV3	AV2-AV1	AV3-AV1
1	10	AV1-AV2	AV1-AV3	AV3-AV2
1	11	AV1-AV3	AV2-AV3	AV1-AV2

Note: *INV_AVx settings are applied before these computations.*



Figure 5. Computational Flowchart for VA, VB, and VC

Current Input Configuration

The MAX78615+PPM supports multiple analog input configurations for determining the currents in a three-phase system. The CONFIG register is used to instruct the MAX78615+PPM how to compute them. See Table 11.

The IPHASE setting determines how many line current sensors are present, and for which phases. If three sensors are used, these bits should be set to zero. If two sensors are used, settings 01, 10, and 11 indicate the phase without a line current sensor. The current for this phase will then be computed according to the INEUTRAL and VDELTA settings. If VDELTA is cleared and IN can be assumed to be zero, the current is computed such that IA + IB + IC = 0. If VDELTA is set, the current in this phase is the difference between the two other currents (INEUTRAL must be cleared in these two cases).

When the INEUTRAL bit is set, a sensor in the neutral conductor replaces one of the three line current sensors. IN is directly measured from a sensor placed in the neutral conductor and the firmware calculates the current for the input with no line current sensor, such that IA + IB + IC = IN (IPHASE cannot be 00). See Table 12.

Current Input Flowchart

Figure 6 illustrates the computational flowchart for IA, IB, and IC. The values for current input configuration register can be saved in flash memory and automatically restored at power-on or reset.

Table 11. Current Inputs Configuration

CONFIG BITS	NAME	FUNCTION
2	INEUTRAL	Configuration uses a current sensor in the neutral conductor. This sensor replaces the missing sensor (see IPHASE setting).
1:0	IPHASE	Missing sensor on current input 00: none missing 01: AI1 10: AI2 11: AI3

Table 12. Current Inputs Computation

INEUTRAL	IPHASE	VDELTA	IA	IB	IC
x	00	x	AI1	AI2	AI3
0	01	0	-(AI2+IA3)	AI2	AI3
0	10	0	AI1	-(IA1+AI3)	AI3
0	11	0	AI1	AI2	-(IA1+AI2)
0	01	1	AI2-IA3	AI2	AI3
0	10	1	AI1	AI3-IA1	AI3
0	11	1	AI1	AI2	AI1-IA2
1	01	x	AI1-(AI2+AI3)	AI2	AI3
1	10	x	AI1	AI2-(AI1+AI3)	AI3
1	11	x	AI1	AI2	AI3-(AI1+AI2)



Figure 6. Computational Flowchart for IA, IB, and IC

Data Refresh Rates

Instantaneous voltage and current measurement results are updated at the sample rate (SPS) and are generally not useful unless accessed with a high-speed interface such as SPI. The CYCLE register is a 24-bit counter that increments every high-rate sample update and resets when low rate results are updated.

Low rate results, updated at a user-configurable rate (also referred to as accumulation interval), are typically used and more suitable for most applications. The FRAME register is a counter that increments every accumulation interval. A data ready indicator in the STATUS register indicates when new data is available. Optionally, this indicator can be made available as a signal on one of the maskable MP output pins.

The high rate samples in one accumulation interval are averaged to produce a low-rate result, increasing their accuracy and repeatability. Low rate results include RMS voltages and currents, frequency, power, energy, and power factor. The accumulation interval can be based on a fixed number of ADC samples or locked to the incoming line voltage cycles.

If Line Lock is disabled, the accumulation interval defaults to a fixed time interval defined by the number of samples defined in the SAMPLES register (default of SPS samples or 1.0 seconds).

When the Line-Lock bit (LL) is set, and a valid AC voltage signal is present, the actual accumulation interval is stretched to the next positive zero-crossing of the reference line voltage after the defined number of samples has been reached. If there is not a valid AC signal present and line lock is enabled, there is a 100 sample timeout implemented that would limit the accumulation interval to SAMPLES+100.

The DIVISOR register records the actual duration (number of high rate samples) of the last low-rate interval whether or not Line-Lock is enabled.

Zero-crossing detection and line frequency for the purpose of determining the accumulation interval are derived from a composite signal, VZC = VA – 0.5 x VB – 0.25 x VC. For a three-phase system, this signal oscillates at the line frequency as long as any of the three voltages is present.

Calibration

The firmware provides integrated calibration routines to modify gain and offset coefficients. The user can setup and initiate a calibration routine through the Command Register. On a successful calibration, the command bits are cleared in the Command Register, leaving only the system setup bits. In case of a failed calibration, the bit in the Command Register corresponding to the failed calibration is left set. When calibrating, the line-lock bit should be set for best results.

The calibration routines will write the new coefficients to the relevant registers. The user can then save the new coefficients into flash memory as defaults using the flash access command in the Command Register.

See the *Command Register* section for more information on using commands.

Voltage and Current Gain Calibration

In order to calibrate the gain parameters for voltage and current channels, a reference AC signal must be applied to the channel to be calibrated. The RMS value corre-

sponding to the applied reference signal must be entered in the relevant target register (V_TARGET, I_TARGET). Considering calibration is done with low rate RMS results, the value of the target register should never be set to a value above 70.7% of full scale.

Initially, the value of the gain is set to unity for the selected channels. RMS values are then calculated on all inputs and averaged over the number of measurement cycles set by the CALCYCS register. The new gain is calculated by dividing the appropriate Target register value by the averaged measured value. The new gain is then written to the select Gain registers unless an error occurred.

Note that there is only one V_TARGET register for voltages. It is possible to calibrate multiple or all voltage channels simultaneously, if and only if the same RMS voltage value is applied to each corresponding input. Analogous considerations apply to the current channels, which are calibrated via the I_TARGET register.

Offset Calibration

If the highpass filters are not desired then the user can fix the DC offset compensation registers through calibration. To calibrate offset, all signals should be removed from all analog inputs although it is possible to do the calibration in the presence of AC signals. In the command, the user also specifies which channel(s) to calibrate. Target registers are not used for offset calibration.

During the calibration process, each input is accumulated over the entire calibration interval as specified by the CALCYCS register. The result is divided by the total number of samples and written to the appropriate offset register, if selected in the calibration command. Using the offset calibration command sets the respective HPF coefficients to zero, thereby fixing the offset registers to their calibrated values.

Die Temperature Calibration

To re-calibrate the on-chip temperature sensor offset, the user must first write the known chip temperature to the T_TARGET register. Next, the user initiates the Temperature Calibration Command in the Command Register. This will update the T_OFFS offset parameter with a new offset based on the known temperature supplied by the user. The T_GAIN gain register is set by the factory and not updated with this routine.

Voltage Channel Measurements

Instantaneous voltage measurements are updated every sample, while RMS voltages are updated every accumulation interval (n samples). See Table 13.

The MAX78615+PPM reports true RMS measurements for each input. An RMS value is obtained by performing the sum of the squares of instantaneous values over a time interval (accumulation interval) and then performing a square root of the result after dividing by the number of samples in the interval. See Figure 7.

Table 13. Voltage Channels Registers

REGISTER	DESCRIPTION	LSB	TIME SCALE
VA VB VC	Instantaneous voltage at time t	FSV/2^{23}	1 sample
VA_RMS VB_RMS VC_RMS	RMS voltage of last interval	FSV/2^{23}	1 interval
VT_RMS	Average of VA_RMS, VB_RMS, VC_RMS	FSV/2^{23}	

Note that the VDELTA and VPHASE settings in the CONFIG register affect how the instantaneous and averaged values are computed as described in the Voltage Input Configuration section.



Figure 7. True RMS Value

Line Frequency

This output is a measurement of the fundamental frequency of the AC voltage source. It is derived from a composite signal and therefore applies to all three phases (it is a single reading per device) and is updated every 64 line cycles. Frequency data is reported as binary fixed-point number, with a range of 0 to +256Hz less one LSB (format S.16). See Table 14.

Current Channel Measurements

Instantaneous current measurements are updated every sample, while peak currents and RMS currents are updated every accumulation interval (n samples). See Table 15.

Note that the INEUTRAL and IPHASE settings in the CONFIG register affect how the instantaneous and averaged values are computed as described in the *Current Input Configuration* section.

Peak Current

This output is a capture of the largest magnitude instantaneous current load sample. See Figure 8.

RMS Current

The MAX78615+PPM reports true RMS measurements for current inputs. The RMS current is obtained by performing the sum of the squares of the instantaneous voltage samples over the accumulation interval and then performing a square root of the result after dividing by the number of samples in the interval. See Figure 9.

An optional “RMS offset” for the current channels can be adjusted to reduce errors due to noise or system offsets (crosstalk) exhibited at low input amplitudes. Full-scale values in the IxRMS_OFFS registers are squared and subtracted from the accumulated/divided squares. If the resulting RMS value is negative, zero is used.

Table 14. Frequency Measurement Register

REGISTER	DESCRIPTION	LSB	TIME SCALE
FREQ	AC Voltage Frequency	$Hz/2^{16}$	64 voltage line cycles

Table 15. Current Channels Register

REGISTER	DESCRIPTION	LSB	TIME SCALE
IA IB IC	Instantaneous Current	$FSI/2^{23}$	1 sample
IA_PEAK IB_PEAK IC_PEAK	Peak Current	$FSI/2^{23}$	1 interval
IA_RMS IB_RMS IC_RMS	RMS Current	$FSI/2^{23}$	
IT_RMS	Average of IA_RMS, IB_RMS, IC_RMS	$FSI/2^{23}$	



Figure 8. Peak Current Value



Figure 9. True Current Input Value

Current and Voltage Imbalance

Imbalance of a three-phase system is typically defined as the percentage of the maximum deviation of any of the phases from the average of the phases.

Voltage imbalance is obtained from Vx_RMS and VT_RMS as

$$VIMBAL\ \% = \frac{\max(|VARMS - VTRMS|, |VBRMS - VTRMS|, |VCRMS - VTRMS|)}{VTRMS} \times 100$$

Current imbalance is obtained from Ix_RMS and IT_RMS as

$$IIMBAL\ \% = \frac{\max(|IARMS - ITRMS|, |IBRMS - ITRMS|, |ICRMS - ITRMS|)}{ITRMS} \times 100$$

The MAX78615+PPM monitors the deviation of any phase from the average value. It generates an alarm if the deviation exceeds user programmable threshold; V_IMB_MAX for voltages and I_IMB_MAX for currents.

The thresholds are expressed as binary full-scale units with a value range of 0.0 to 1.0 less one LSB (S.23 format). 1.0 thus corresponds to 100% imbalance.

Example: generate an alarm if voltage imbalance exceeds 1.5%.

$$V_{IMB_{MAX}} = \text{int}\left(\frac{1.5}{100} \times 2^{23}\right) = 125.829 = 0x1E8b5$$

Power Calculations

This section describes the detailed flow of power calculations in the MAX78615+PPM. Table 16 lists the available measurement results for AC power.

Active Power (P)

The instantaneous power results (PA, PB, PC) are obtained by multiplying aligned instantaneous voltage and current samples. The sum of these results are then averaged over N samples (accumulation time) to compute the average active power (WATT_A, WATT_B, WATT_C). See Figure 10.

The value in the Px_OFFS register is the “Power Offset” for the power calculations. Full-scale values in the Px_OFFS register are subtracted from the magnitude of the averaged active power. If the resulting active power value results in a sign change, zero watts are reported.

Table 16. Power and Power Factor Registers

REGISTER	DESCRIPTION	LSB	TIME SCALE
WATT_A WATT_B WATT_C	Average Active Power (P)	FSP/2^{23}	1 interval
VAR_A VAR_B VAR_C	Average Reactive Power (Q)	FSP/2^{23}	
VA_A VA_B VA_C	Apparent Power (S)	FSP/2^{23}	
PF_A PF_B PF_C	Power Factor	FSP/2^{23}	
WATT_T	Average of WATT_A, WATT_B, WATT_C	FSP/2^{23}	
VAR_T	Average of VAR_A, VAR_B, VAR_C	FSP/2^{23}	
VA_T	Average of VA_A, VA_B, VA_C	FSP/2^{23}	
PF_T	Total power factor: Equal to WATT_T / VA_T	FSP/2^{23}	

Note that the voltage and current configuration settings in the CONFIG register affect the physical meaning of the computed power results.

Reactive Power (Q)

Instantaneous reactive power results are calculated by taking the square root of the Apparent Power squared minus the Active Power squared to produce the Reactive Power (VAR_A, VAR_B, VAR_C). A reactive power offset (Qx_OFFS) is also provided for each channel. See Figure 11.

Apparent Power (S)

The apparent power, also referred as Volt-Amps, is the product of low-rate RMS voltage and current results. Offsets applied to RMS current will affect apparent power results.

Power Factor (PF)

The power factor registers capture the ratio of active power to apparent power for the most recent accumulation interval. The sign of power factor is determined by the sign of active power. Power factors are reported as a binary fixed-point number, with a range of -2 to +2 less one LSB (format S.22).

$$PF\_x = \frac{WATT\_x}{VA\_x}$$



Figure 10. Active Power (P) Value



Figure 11. Reactive Power (Q) Value



Figure 12. Apparent Power (S) Value

Totals of Active Power, Reactive Power, Apparent Power, and Power Factor

The total power results in a three-phase system depend on how the AC source, the load, and the sensors are configured. For example, in Wye-connected systems, the totals are computed as the sum of all three per-phase results. In many Delta configurations, the total power is the sum of two per-phase results only, and the third per-phase result must be ignored. The firmware requires a setting to indicate how the totals are to be computed. The PPHASE bits in the CONFIG register serve this purpose. See Table 17.

When PPHASE is not 00, the firmware computes the totals of two phases only, as is typically done when only line currents are available in a Delta-connected load. In such cases, the total apparent power is correctly scaled by a factor of $\sqrt{3}/2$. In order to prevent overflows, all totals are computed as averages and must be multiplied by two by the host. When PPHASE is equal to 00, all totals are computed as averages and must be multiplied by three by the host. See Table 18.

The total power factor is computed as

$$PF\_T = \frac{WATT\_T}{VA\_T}$$

Fundamental Calculations

The MAX78615+PPM solution includes the ability to filter low rate voltage, current, active power, and reactive power measurement results into fundamental components. These outputs can be used to track individual harmonic contents for the measurements. See Table 19.

The HARM register is used to select the single Nth harmonic of the line voltage fundamental frequency to extract. This input register is set by default to N = 0x000001 selecting the first harmonic (also known as the fundamental frequency). This setting provides the user with fundamental frequency component of the measurements. By setting the value in the HARM register to a higher harmonic, the fundamental result registers will contain measurement results of the selected harmonic at FREQ x HARM.

Table 17. Phase Selection for Power Computation

CONFIG BITS	NAME	FUNCTION
7:6	PPHASE	Ignore phase for total power computations 00: none 01: phase A 10: phase B 11: phase C

Table 18. Selection of Power Calculation Equations

PPHASE	TOTAL ACTIVE POWER	TOTAL REACTIVE POWER	TOTAL APPARENT POWER
	WATT_T =	VAR_T =	VA_T =
00	$\frac{(WATT\_A + WATT\_B + WATT\_C)}{3}$	$\frac{(VAR\_A + VAR\_B + VAR\_C)}{3}$	$\frac{(VA\_A + VA\_B + VA\_C)}{3}$
01	$\frac{(WATT\_B + WATT\_C)}{2}$	$\frac{(VAR\_B + VAR\_C)}{2}$	$\frac{\sqrt{3}}{2} \times \frac{(VA\_B + VA\_C)}{2}$
10	$\frac{(WATT\_A + WATT\_C)}{2}$	$\frac{(VAR\_A + VAR\_C)}{2}$	$\frac{\sqrt{3}}{2} \times \frac{(VA\_A + VA\_C)}{2}$
11	$\frac{(WATT\_A + WATT\_B)}{2}$	$\frac{(VAR\_A + VAR\_B)}{2}$	$\frac{\sqrt{3}}{2} \times \frac{(VA\_A + VA\_B)}{2}$

Energy Calculations

Energy calculations are included in the MAX78615+PPM to minimize the traffic on the host interface and simplify system design. Low rate power measurement results are multiplied by the number of samples (register DIVISOR) to calculate the energy in the last accumulation interval. Energy results are summed together until a user defined "bucket size" is reached. For every bucket of energy is reached, the value in the energy counter register is incremented by one.

All energy counter registers are low-rate 24-bit output registers that contain values calculated over multiple accumulation intervals. Both import (positive) and export (negative) results are provided for active and reactive energy. See Table 20.

Energy results are cleared upon any power-down or reset and can be manually cleared by the external host using the Energy Clear command (0xECxxxx).

Bucket Size for Energy Counters

The BUCKET register allows the user to define the unit of measure for the energy counter registers. BUCKET is an unsigned 48-bit fixed-point number with 24 bits for the integer part (BUCKETH = U.0) and 24 bits for the fractional part (BUCKETL = U.24). The bucket value can be saved to flash memory as the register default. BUCKETH must be set to nonzero to ensure proper energy counting. See Table 21.

Table 19. Results Registers for Single Harmonic

REGISTER	DESCRIPTION	LSB	TIME SCALE
VFUND_A VFUND_B VFUND_C	Voltage content at specified harmonic	FSP/2^{23}	1 interval
IFUND_A IFUND_B IFUND_C	Current content at specified harmonic	FSP/2^{23}	
PFUND_A PFUND_B PFUND_C	Active power content at specified harmonic	FSP/2^{23}	
QFUND_A QFUND_B QFUND_C	Reactive power content at specified harmonic	FSP/2^{23}	

Table 20. Energy Counter Registers

REGISTER	LSB	DESCRIPTION
WHA_POS WHB_POS WHC_POS	$\frac{BUCKET \times FSV \times FSI}{SPS}$ watt-sec	Positive Active Energy Counter, per phase
WHA_NEG WHB_NEG WHC_NEG		Negative Active Energy Counter, per phase
VARHA_POS VARHB_POS VARHC_POS		Positive Reactive Energy Counter, per phase
VARHA_NEG VARHB_NEG VARHC_NEG		Negative Reactive Energy Counter, per phase

Example: 1Watt-hr bucket with a MAX78700

In this example, the full scale is assumed to be set as follows:

FSV = 667V; FSI = 62A

$$BUCKET = \frac{\text{Watthours(Wh) per count x } 3600 \text{ sec / hr x SPS}}{FSV \text{ x } FSI}$$

In order to set the energy bucket to 1Wh:

$$BUCKET = \frac{1 \text{ x } 3600 \text{ x } 3174.6}{667 \text{ x } 62} = 276.3592$$

Therefore, the bucket register(s) value should be set as follows:

BUCKET = BUCKETH + BUCKETL/2^{24}

BUCKETH = INT(BUCKET)

BUCKETL = (BUCKET - INT(BUCKET)) x 2^{24}

BUCKETH = 276 = 0x000114

BUCKETL = 0.3592 = 0x5BF722

Min/Max Tracking

The MAX78615+PPM provides a set of output registers for tracking the minimum and/or maximum values of up to eight (8) different low-rate measurement results over multiple accumulation intervals. The user can select which measurements to track through an address table. The values in MM_ADDR# are word addresses for all host interfaces and can be saved to flash memory by the user as the register defaults. Results are stored in RAM and cleared upon any power-down or reset and can be cleared by the host using the RTRK bit in the COMMAND register. See Table 22.

Table 21. BUCKET Register Bitmap

NAME	BUCKET												
	BUCKETH						BUCKETL						
Description	High word						Low word						
Bit Position	23	22	…	2	1	0	23	22	21	…	2	1	0
Value	2^{23}	2^{22}	…	2^{2}	2^{1}	2^{0}	2^{-1}	2^{-2}	2^{-3}	…	2^{-22}	2^{-23}	2^{-24}

Table 22. Min/Max Tracking Function Registers

REGISTER	DESCRIPTION	TIME SCALE
MM_ADDR0	Word addresses to track minimum and maximum values. A value of zero disables tracking for that address slot.	—
MM_ADDR1		
MM_ADDR2		
MM_ADDR3		
MM_ADDR4		
MM_ADDR5		
MM_ADDR6		
MM_ADDR7		
MIN0	Minimum low rate value at MM_ADDR#.	Multiple intervals
MIN1		
MIN2		
MIN3		
MIN4		
MIN5		
MIN6		
MIN7		

Table 22. Min/Max Tracking Function Registers (continued)

REGISTER	DESCRIPTION	TIME SCALE
MAX0	Maximum low rate value at MM_ADDR#.	Multiple intervals
MAX1		
MAX2		
MAX3		
MAX4		
MAX5		
MAX6		
MAX7		



Figure 13. Min/Max Tracking

Voltage Sag Detection

The MAX78615+PPM implements a voltage sag detection function for each of the three phases. When a phase voltage drops below a programmable threshold, a corresponding alarm is generated. The firmware computes the following indicator to detect whether the voltage falls below the threshold.

$$V_{SAGX} = \sum_{n=0}^{VSAG\_INT-1} (v_{Xn}^2 - VSAG\_LIM^2)$$

where:

- VSAG_LIM is the user-settable RMS value of the voltage threshold.
- VSAG_INT is the user-settable number of high-rate samples over which the indicators should be computed. For optimal performance, this should be set so that the resulting interval is an integer multiple of the line period (at least one half line period)
- X is the phase (A, B, C).

If V_{SAGX} becomes negative, the firmware sets the VX_SAG bit for the corresponding phase in the STATUS register. If VX_SAG is enabled in a MASK register, the corresponding pin is also be asserted low. If the VX_SAG bit is set in the STICKY register, then the alarm bit will remain set and any unmasked AL pin will remain low until the VX_SAG alarm is cleared via the STATUS_CLEAR register or the MAX78615+PPM is reset. If the VX_SAG bit is cleared in the STICKY register, then the alarm bit will be automatically cleared and any unmasked AL pin set high as soon as the indicator V_{SAGX} is greater than the programmable threshold.

The sag detection can be used to monitor or record the quality of the power line or utilize the sag alarm pin to notify external devices (for example a host microprocessor) of a pending power-down. The external device can then enter a power-down mode (for example saving data or recording the event) before a power outage. Figure 14 shows a sag event and how the alarm bit is set by the firmware (in the case of the STICKY register bit cleared).

Example: Set the detection interval to one-half of a line cycle (60Hz line frequency) with a MAX78700.

$$VSAG\_INT = \frac{\frac{T_{line}}{2}}{\frac{1}{f_{sample}}} = \frac{f_{sample}}{2f_{line}} = \frac{3174.6}{2 \times 60} = 26.455$$

Voltage Sign Outputs

The device can optionally output the sign of the phase or line voltages VA, VB, VC on dedicated pins. This functionality is enabled individually for each phase by setting the VSGNA, VSGNB and VSGNC bits in the CONFIG register. If a VSGNx bit is set, the sign of the voltage Vx drives the state of the corresponding pin if enabled as an output. The time delay of the sign output versus the sign of the actual voltage is approximately 2 sample times. Resetting a VSGNx bit disables this functionality and makes the corresponding pin available as a general-purpose input/output. See Table 23.

Alarm Monitoring

Low-rate alarm conditions are determined every accumulation interval. If results for Die Temperature, AC Frequency, or RMS Voltage exceeds or drops below user-configurable thresholds, then a respective alarm bit in the STATUS register is set. For RMS Current results, a maximum threshold is provided for detecting over current conditions with the load. For Power Factor results, a minimum threshold is provided. See Table 24.



Figure 14. Voltage Sag Event

Table 23. Line Voltage Sign Output Enable

DIO_STATE DIO_DIR DIO_POL	24-PIN TQFN	VSGNx
Bit 6	4	VSGNA
Bit 7	3	VSGNB
Bit 8	2	VSGNC

Table 24. Alarms Thresholds Registers

REGISTER	LSB	DESCRIPTION
T_MAX	°C/2^{10}	Threshold value which Temperature must exceed to trigger alarm.
T_MIN	°C/2^{10}	Threshold value which Temperature must drop below to trigger alarm.
F_MAX	Hz/2^{16}	Threshold value which Frequency must exceed to trigger alarm.
F_MIN	Hz/2^{16}	Threshold value which Frequency must drop below to trigger alarm.
VRMS_MAX	FSV/2^{23}	Threshold value which RMS Voltage must exceed to trigger alarm.
VRMS_MIN	FSV/2^{23}	Threshold value which RMS Voltage must drop below to trigger alarm.
IRMS_MAX	FSI/2^{23}	Threshold value which RMS current must exceed to trigger alarm.
PF_MIN	1/2^{22}	Threshold value which power factor must drop below to trigger alarm.

Imbalance of the three voltages and three currents is monitored and reported via dedicated alarm bits if they exceed respective maximum threshold V_IMB_MAX and I_IMB_MAX. See the *Current and Voltage Imbalance* section for details. See Table 25.

The STATUS register also provides Sag voltage alarms. A configurable RMS voltage threshold and selectable Interval is provided as described below and in the *Voltage Sag Detection* section. See Table 26.

Status Registers

The STATUS register is used to monitor the status of the device and user-configurable alarms. All other registers mentioned in this section share the same bit descriptions.

The STICKY register determines which alarm/status bits are sticky and which track the current status of the condition. Each alarm bit defined as sticky (once triggered) holds its alarm status until the user clears it using the STATUS_RESET register. Any sticky bit not set allows the respective status bit to clear when the condition clears.

The STATUS_SET and the STATUS_RESET registers allow the user to force status bits on or off, respectively, without fear of affecting unintended bits. A bit set in the STATUS_SET register sets the respective bit in the STATUS register, and a bit set in the STATUS_RESET register clears it. STATUS_SET and STATUS_RESET are both cleared after the status bit is set or reset. Table 27 lists the bit mapping for the all status-related registers.

Reset State

During and immediately after reset, all DIOs are configured as inputs until configured. Interface configuration pins (IFC0/MP8, IFC1/MP0) and address pins (AD1/MP6, SCK/AD0/MP1) are input pins sampled during reset/initialization to select the serial host interface and set device addresses (for I2C and UART modes). If the IFC0 pin is low, the device operates in the SPI mode. Otherwise, the state of IFC1 and the AD[1:0] pins determine the operating mode and device address.

DIO_STATE

The DIO_STATE register contains the current status of the DIOs. The user can acquire the state of a DIO, if configured as input (1 = high, 0 = low), or control its state, if configured as output.

DIO_DIR

The DIO_DIR register sets the direction of the pins, where 1 is input and 0 is output. For pins used as part of the selected serial interface, the DIO_DIR register has no effect. If a DIO is defined as an input, a weak internal pullup is active. DIO pins must remain configured as an input if directly connecting to GND/VDD. Otherwise, it is recommended to use external pullup or pulldown resistors accordingly.

DIO_POL

DIOs configured as outputs are by default active low. The logic 0 state is on. This can be modified using the DIO_POL register using the same bit definition as the DIO_STATE register. Any corresponding bit set in the DIO_POL register inverts the same DIO output so that it becomes active high.

Table 25. Imbalance Thresholds Registers

REGISTER	DESCRIPTION
V_IMB_MAX	Percentage Threshold value which Voltage Imbalance must exceed to trigger alarm.
I_IMB_MAX	Percentage Threshold value which Current Imbalance must exceed to trigger alarm.

Table 26. Voltage Sag Thresholds Registers

REGISTER	DESCRIPTION
VSAG_LIM	Threshold value (in RMS) which voltage must go below to trigger a sag alarm.
VSAG_INT	Interval (in samples) over which the voltage must be below the threshold. Should be set in increments of half cycles (i.e., 22 samples per half cycle at 60Hz).

Table 27. Status-Related Registers Bitmap

BIT	NAME	STICKABLE?	DESCRIPTION
23	DRDY	Yes	New low rate results (data) ready
22	OV_FREQ	Yes	Frequency over High Limit
21	UN_FREQ	Yes	Under Low Frequency Limit
20	OV_TEMP	Yes	Temperature over High Limit
19	UN_TEMP	Yes	Under Low Temperature Limit
18	OV_VRMSC	Yes	RMS Voltage C Over Limit
17	UN_VRMSC	Yes	RMS Voltage C Under Limit
16	OV_VRMSB	Yes	RMS Voltage B Over Limit
15	UN_VRMSB	Yes	RMS Voltage B Under Limit
14	OV_VRMSA	Yes	RMS Voltage A Over Limit
13	UN_VRMSA	Yes	RMS Voltage A Under Limit
12	UN_PFC	Yes	Power Factor C Under Limit
11	UN_PFB	Yes	Power Factor B Under Limit
10	UN_PFA	Yes	Power Factor A Under Limit
9	OV_IRMSC	Yes	RMS Current C Over Limit
8	OV_IRMSB	Yes	RMS Current B Over Limit
7	OV_IRMSA	Yes	RMS Current A Over Limit
6	VC_SAG	Yes	Voltage C Sag Condition Detected
5	VB_SAG	Yes	Voltage B Sag Condition Detected
4	VA_SAG	Yes	Voltage A Sag Condition Detected
3	V_IMBAL	Yes	Voltage Imbalance Detected
2	I_IMBAL	Yes	Current Imbalance Detected
1	XSTATE	No	External Oscillator is clocking source
0	RESET	Always	Set by device after any type of reset

Table 28. Digital I/O Functionality

DIO_STATE DIO_DIR DIO_POL	24-PIN TQFN	FUNCTION AT POWER-ON/RESET	SPI	UART	I²C	MASK
Bit 0	16	IFC1	MP0			—
Bit 1	15	AD0	SCK	MP1		—
Bit 2	14	—	SDI	RX	SDAI	—
Bit 3	13	—	SDO	TX	SDAO	—
Bit 4	4	—	MP4			MASK4
Bit 5	5	—	SSB	MP5	SCL	—
Bit 6	4	AD1	MP6			—
Bit 7	3	—	MP7			MASK7
Bit 8	2	IFC0	MP8			—
Bit 9:23	—	—	—			—