

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











#### **General Description**

The MAX8739 includes a high-performance, step-up regulator and two high-current operational amplifiers for active-matrix thin-film transistor (TFT) liquid-crystal displays (LCDs). The input supply voltage range of the MAX8739 is from 1.8V to 5.5V. The device also includes a logic-controlled, high-voltage switch with adjustable delay.

The step-up DC-DC converter provides the regulated supply voltage for the panel source driver ICs. The converter is a high-frequency (600kHz/1.2MHz) currentmode regulator with an integrated 14V n-channel MOSFET that allows the use of ultra-small inductors and ceramic capacitors. It provides fast transient response to pulsed loads while achieving efficiencies over 85%.

The two high-performance operational amplifiers are designed to drive the LCD backplane (VCOM) and/or the gamma-correction-divider string. The devices feature high output current (±150mA), fast slew rate (7.5V/µs), wide bandwidth (12MHz), and rail-to-rail inputs and outputs.

The MAX8739 is available in a 20-pin, 5mm × 5mm thin QFN package with a maximum thickness of 0.8mm for ultra-thin LCD panels.

#### **Applications**

Notebook Computer Displays LCD Monitor Panels **Automotive Displays** 

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX8739ETP+	-40°C to +85°C	20 Thin QFN-EP* (5mm x 5mm)	T2055-2


- + Denotes lead-free package.
- \* EP = Exposed pads.

Pin Configuration appears at end of data sheet.

#### **Features**

- ♦ 1.8V to 5.5V Input Supply Range
- ♦ 600kHz/1.2MHz Current-Mode Step-Up Regulator **Fast Transient Response to Pulsed Load** High-Accuracy Output Voltage (1.5%) Built-In 14V, 1.9A,  $0.2\Omega$  n-Channel MOSFET High Efficiency (> 85%) **Digital Soft-Start**
- **♦ Two High-Performance Operational Amplifiers** ±150mA Output Short-Circuit Current 7.5V/µs Slew Rate 12MHz, -3dB Bandwidth Rail-to-Rail Inputs/Outputs
- ♦ Logic-Controlled, High-Voltage Switch with Adjustable Delay
- **♦** Built-In Power-Up Sequence
- **♦ Input Supply Undervoltage Lockout**
- ♦ Timer Delay Fault Latch for All Regulator Outputs
- ♦ Thermal-Overload Protection

#### Simplified Operating Circuit



#### **ABSOLUTE MAXIMUM RATINGS**

IN, CTL, FREQ, LDO to AGND	0.3V to $(V_{LDO} + 0.3V)$
PGND to AGNDLX to PGND	
SUP to AGND	0.3V to +14V
POS1, POS2, NEG1, NEG2, OUT1,	
OUT2 to AGND	( 00. ,
SRC to AGND	0.3V to +30V
COM, DRN to AGND	
COM RMS Output Current	±50mA

OUT1, OUT2 Maximum Continuous Out	
LX Switch Maximum Continuous RMS C	1.6A
Continuous Power Dissipation ( $T_A = +70$	
20-Pin, 5mm × 5mm, Thin QFN (derat	
above +70°C)	
Operating Temperature Range	
Junction Temperature	
Storage Temperature Range	
Lead Temperature (soldering, 10s)	 +300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = 2.5V, V_{SUP} = 10V, V_{SRC} = 28V, FREQ = CTL = IN, PGND = AGND = 0, T_A = 0^{\circ}C to +85^{\circ}C.$  Typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	CO	CONDITIONS		TYP	MAX	UNITS
IN Supply Range			1.8		5.5	V
IN Quiescent Current	V <sub>IN</sub> = 2.5V, V <sub>FB</sub> = 1.5V			15	30	μΑ
IN Undervoltage Lockout Threshold	IN rising, 200mV hysteres	is		1.30	1.75	V
LDO Output Voltage	6V ≤ V <sub>SUP</sub> ≤ 13V, I <sub>LDO</sub> =	12.5mA	4.6	5	5.4	V
LDO Undervoltage Lockout Threshold	LDO rising, 200mV hyster	esis	2.4	2.7	3.0	V
LDO Output Current			15			mA
SUP Supply Voltage Range			4.5		13.0	V
SUP Undervoltage Fault Threshold					1.4	V
SUP Supply Current	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	LX not switching		1.8	3.0	
	V <sub>POS</sub> _ = 4V, no load	LX switching		16	30	mA
Thermal Shutdown	Rising edge, 15°C hystere	esis		+160		°C
STEP-UP REGULATOR						
Operating Frequency	FREQ = AGND		512	600	768	kHz
Operating requency	FREQ = IN		1020	1200	1380	NI IZ
Maximum Duty Cycle	FREQ = AGND		91	95	99	%
Maximum Duty Cycle	FREQ = IN		88	92	96	/0
FREQ Input Low Voltage	$V_{IN} = 1.8V \text{ to } 5.5V$				0.6	V
EDEO Input High Voltage	$V_{IN} = 1.8V \text{ to } 2.4V$		1.4			V
FREQ Input High Voltage	$V_{IN} = 2.4V \text{ to } 5.5V$		2.0			V
FREQ Pulldown Current	V <sub>FREQ</sub> = 1.0V		3.5	5.0	6.0	μΑ
FB Regulation Voltage	Iswitch = 200mA		1.225	1.240	1.255	V
FB Fault Trip Level	Falling edge		0.96	1.00	1.04	V
Duration to Trigger Fault	FREQ = AGND		43	51	64	mo
Condition	FREQ = IN		47	55	65	ms

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 2.5V, V_{SUP} = 10V, V_{SRC} = 28V, FREQ = CTL = IN, PGND = AGND = 0, T_A = 0^{\circ}C$  to +85°C. Typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
FB Load Regulation	0 < I <sub>LOAD</sub> < 200mA, transie	ent only		-1		%
FB Line Regulation	V <sub>IN</sub> = 1.8V to 5.5V		-0.15	-0.08	+0.15	%/V
FB Input Bias Current	V <sub>FB</sub> = 1.3V			125	200	nA
FB Transconductance	$\Delta I_{COMP} = 5\mu A$		75	160	280	μS
FB Voltage Gain	FB to COMP	B to COMP		700		V/V
LX On-Resistance	I <sub>L</sub> X = 200mA			200	400	mΩ
LX Leakage Current	$V_{LX} = V_{SUP} = 13V$			0.01	20	μΑ
LX Current Limit	V <sub>FB</sub> = 1.1V, duty cycle = 65	FB = 1.1V, duty cycle = 65%		1.9	2.3	Α
Current-Sense Transresistance		10, aay 5,515 3575		0.36	0.50	V/A
	FREQ = AGND	EQ = AGND		13		
Soft-Start Period	FREQ = IN			14		ms
Soft-Start Step Size				0.24		Α
OPERATIONAL AMPLIFIERS	1		<u> </u>			
Input Offset Voltage	V <sub>CM</sub> = V <sub>SUP</sub> /2, T <sub>A</sub> = +25°C			0	12	mV
Input Bias Current	NEG1, POS1, NEG2, POS2			+1	+50	nA
Input Common-Mode Voltage Range	NEG1, POS1, NEG2, POS2	NEG1, POS1, NEG2, POS2			V <sub>SUP</sub>	V
Common-Mode Rejection Ratio	0 ≤ V <sub>NEG</sub> , V <sub>POS</sub> ≤ V <sub>SUP</sub>		50	90		dB
Open-Loop Gain				125		dB
	I <sub>OUT</sub> _ = 100μA		V <sub>SUP</sub> -	V <sub>SUP</sub> -		>/
Output Voltage Swing High	I <sub>OUT</sub> = 5mA	OUT_ = 5mA		V <sub>SUP</sub> -		mV
	I <sub>OUT</sub> _ = -100μA			2	15	.,
Output Voltage Swing Low	I <sub>OUT</sub> _ = -5mA			80	150	mV
		Source	50	150		
Short-Circuit Current	To V <sub>SUP</sub> /2	Sink	50	140		mA
Output Source-and-Sink Current	Buffer configuration, V <sub>POS</sub> _  ΔV <sub>OS</sub>   < 10mV	_ = 4V,	40			mA
Power-Supply Rejection Ratio	DC, 6V ≤ V <sub>SUP</sub> ≤ 13V, V <sub>POS</sub>	S_, V <sub>NEG</sub> _ = V <sub>SUP</sub> /2	60	100		dB
Slew Rate		20, 01 = 130F = 101, 1F03=, TNEG= 130F/2		7.5		V/µs
-3dB Bandwidth	$R_L = 10k\Omega$ , $C_L = 10pF$ , buffer configuration			12		MHz
Gain-Bandwidth Product	Buffer configuration			8		MHz
POSITIVE GATE-DRIVER TIMING	· · · ·	S	I .			I
DEL Capacitor Charge Current	During startup, V <sub>DEL</sub> = 1V		4	5	6	μΑ
DEL Turn-On Threshold	During stattup, VDEL = 1V		1.178	1.24	1.302	V
DEL Pin Discharge Switch On- Resistance	During UVLO, V <sub>IN</sub> = 1.3V			20		Ω
CTL Input-Low Voltage	V <sub>IN</sub> = 1.8V to 5.5V				0.6	V
·		7  \( - \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				l



#### **ELECTRICAL CHARACTERISTICS (continued)**

( $V_{IN}$  = 2.5V,  $V_{SUP}$  = 10V,  $V_{SRC}$  = 28V, FREQ = CTL = IN, PGND = AGND = 0,  $T_A$  = 0°C to +85°C. Typical values are at  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	PARAMETER CONDITIONS		TYP	MAX	UNITS	
CTI Innut I link Valtage	$V_{IN} = 1.8V \text{ to } 2.4V$	1.4			V	
CTL Input-High Voltage	$V_{IN} = 2.4V \text{ to } 5.5V$	2.0			V	
CTL Input-Leakage Current	CTL = AGND or IN	-1		+1	μΑ	
CTL to SDC Propagation Daloy	COM falling, no load on COM		100		20	
CTL-to-SRC Propagation Delay	COM rising, no load on COM		100		ns	
SRC Input-Voltage Range				28	V	
SDC Input Current	$V_{DRN} = 8V$ , $CTL = AGND$ , $V_{DEL} = 1.5V$		15	30		
SRC Input Current	$V_{DRN} = 8V$ , $CTL = IN$ , $V_{DEL} = 1.5V$		100	180	μΑ	
DRN Input Current	V <sub>DRN</sub> = 8V, CTL = AGND, V <sub>DEL</sub> = 1.5V		90	150	μΑ	
SRC-to-COM Switch On- Resistance	V <sub>DEL</sub> = 1.5V, CTL = IN		15	30	Ω	
DRN-to-COM Switch On- Resistance VDEL = 1.5V, CTL = AGND			30	60	Ω	

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = 2.5V, V_{SUP} = 10V, V_{SRC} = 28V, FREQ = CTL = IN, PGND = AGND = 0, T_A = -40$ °C to +85°C, unless otherwise noted.) (Note 1)

PARAMETER	co	CONDITIONS		TYP	MAX	UNITS
IN Supply Range			1.8		5.5	V
IN Quiescent Current	$V_{IN} = 2.5V, V_{FB} = 1.5V$				30	μΑ
IN Undervoltage Lockout Threshold	IN rising, 200mV hystere	sis			1.75	V
LDO Output Voltage	6V ≤ V <sub>SUP</sub> ≤ 13V, I <sub>LDO</sub> =	12.5mA	4.6		5.4	V
LDO Undervoltage Lockout Threshold	LDO rising, 200mV hyste	resis	2.4		3.0	V
LDO Output Current						mA
SUP Supply Voltage Range					13.0	V
SUP Undervoltage Fault Threshold					1.4	V
CLID Complet Comment	\/ 4\/ no lood	LX not switching			3.0	να Λ
SUP Supply Current	V <sub>POS</sub> _ = 4V, no load	LX switching			30	mA
STEP-UP REGULATOR						
On a vating Transport	FREQ = AGND		512		768	Id Ia
Operating Frequency	FREQ = IN		1020		1380	kHz
Maximum Duty Cycle	FREQ = AGND	FREQ = AGND			99	%
Maximum Duty Cycle	FREQ = IN		88		96	70
FREQ Input Low Voltage	$V_{IN} = 1.8V \text{ to } 5.5V$	_			0.6	V

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 2.5V, V_{SUP} = 10V, V_{SRC} = 28V, FREQ = CTL = IN, PGND = AGND = 0, T_A = -40$ °C to +85°C, unless otherwise noted.) (Note 1)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
EDEO laguat Lligh Voltage	$V_{IN} = 1.8V \text{ to } 2.4V$		1.4			V
FREQ Input-High Voltage	$V_{IN} = 2.4V \text{ to } 5.5V$		2.0			V
FREQ Pulldown Current	VFREQ = 1.0V		3.5		6.0	μΑ
FB Regulation Voltage	Iswitch = 200mA	ISWITCH = 200mA			1.260	V
FB Fault-Trip Level	Falling edge	Falling edge			1.04	V
Duration to Trigger-Fault	FREQ = AGND		41		64	ms
Condition	FREQ = IN	===			65	1115
FB Line Regulation	$V_{IN} = 1.8V \text{ to } 5.5V$	/ <sub>IN</sub> =1.8V to 5.5V			+0.15	%/V
FB Input Bias Current	$V_{FB} = 1.3V$				200	nA
FB Transconductance	$\Delta I_{COMP} = 5\mu A$		75		280	μS
LX On-Resistance	I <sub>L</sub> X = 200mA				400	mΩ
LX Current Limit	V <sub>FB</sub> = IV, duty cycle =	= 65%	1.5		2.3	Α
Current-Sense Transresistance			0.22		0.50	V/A
OPERATIONAL AMPLIFIERS						
Input Offset Voltage	$V_{CM} = V_{SUP}/2$ , $T_A = +25$ °C				12	mV
Input Common-Mode Voltage Range	NEG1, POS1, NEG2, POS2		0		Vsup	V
Common-Mode Rejection Ratio	0 ≤ V <sub>NEG_</sub> , V <sub>POS_</sub> ≤ V	/SUP	50			dB
Output Voltage Cuing High	I <sub>OUT</sub> _ = 100μA					, no. \ /
Output Voltage Swing High	I <sub>OUT</sub> = 5mA	I <sub>OUT</sub> _ = 5mA				mV
0 1 17 11 0 1 1	I <sub>OUT</sub> = -100μA				15	.,
Output Voltage Swing Low I <sub>OUT</sub> = -5mA				150	mV	
	T- V /0	Source	50			
Short-Circuit Current	To V <sub>SUP</sub> /2 Sink		50			mA
Output Source-and-Sink Current	Buffer configuration, $V_{POS} = 4V$ , $ \Delta V_{OS}  < 10 \text{mV}$		40			mA
Power-Supply Rejection Ratio	DC, 6V ≤ V <sub>SUP</sub> ≤ 13V	, VPOS_, VNEG_ = VSUP/2	60			dB

#### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{IN} = 2.5V, V_{SUP} = 10V, V_{SRC} = 28V, FREQ = CTL = IN, PGND = AGND = 0, T_A = -40$ °C to +85°C, unless otherwise noted.) (Note 1)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
POSITIVE GATE-DRIVER TIMING	G AND CONTROL SWITCHES	·				
DEL Capacitor Charge Current	During startup, V <sub>DEL</sub> = 1V	4		6	μΑ	
DEL Turn-On Threshold		1.178		1.302	V	
CTL Input-Low Voltage	$V_{IN} = 1.8V \text{ to } 5.5V$			0.6	V	
CTL Input High Voltage	$V_{IN} = 1.8V \text{ to } 2.4V$	1.4			\ /	
CTL Input-High Voltage	$V_{IN} = 2.4V \text{ to } 5.5V$	2.0			V	
SRC Input-Voltage Range				28	V	
SRC Input Current	V <sub>DRN</sub> = 8V, CTL = AGND, V <sub>DEL</sub> = 1.5V		30		μΑ	
She input current	$V_{DRN} = 8V$ , $CTL = IN$ , $V_{DEL} = 1.5V$			180	μΑ	
DRN Input Current	V <sub>DRN</sub> = 8V, CTL = AGND, V <sub>DEL</sub> = 1.5V			150	μA	
SRC-to-COM Switch On- Resistance	V <sub>DEL</sub> = 1.5V, CTL = IN			30	Ω	
DRN-to-COM Switch On- Resistance	V <sub>DEL</sub> = 1.5V, CTL = AGND			60	Ω	


**Note 1:** Specifications to -40°C are guaranteed by design, not production tested.

#### Typical Operating Characteristics

(Circuit of Figure 1,  $V_{IN}$  = 2.5V,  $V_{MAIN}$  = 8V, FREQ = IN,  $T_A$  = +25°C, unless otherwise noted.)










#### **Typical Operating Characteristics**


(Circuit of Figure 1, V<sub>IN</sub> = 2.5V, V<sub>MAIN</sub> = 8V, FREQ = IN, T<sub>A</sub> = +25°C, unless otherwise noted.)








## STEP-UP REGULATOR SOFT-START (HEAVY LOAD)




B: V<sub>MAIN</sub>, 5V/div C: INDUCTOR CURRENT, 1A/div

## STEP-UP REGULATOR LOAD-TRANSIENT RESPONSE



A: V<sub>MAIN</sub>, AC-COUPLED, 200mV/div B: INDUCTOR CURRENT, 500mA/div C: LOAD CURRENT, 500mA/div


## STEP-UP REGULATOR PULSED LOAD-TRANSIENT RESPONSE





A: V<sub>MAIN</sub>, AC-COUPLED, 200mV/div B: INDUCTOR CURRENT, 500mA/div C: LOAD CURRENT, 500mA/div

#### Typical Operating Characteristics (continued)

(Circuit of Figure 1, V<sub>IN</sub> = 2.5V, V<sub>MAIN</sub> = 8V, FREQ = IN, T<sub>A</sub> = +25°C, unless otherwise noted.)









- B: V<sub>MAIN</sub>, 5V/div
- C: INDUCTOR CURRENT, 2A/div

#### A: V<sub>LD0</sub>, 5V/div

- B: V<sub>MAIN</sub>, 5V/div C: VSRC, 20V/div
- D: VGON, 20V/div
- E: V<sub>GOFF</sub>, 5V/div







**SUP SUPPLY CURRENT** 

vs. TEMPERATURE

#### **OPERATIONAL-AMPLIFIER FREQUENCY RESPONSE**




#### **OPERATIONAL-AMPLIFIER RAIL-TO-RAIL** INPUT/OUTPUT



#### **Typical Operating Characteristics (continued)**


(Circuit of Figure 1, V<sub>IN</sub> = 2.5V, V<sub>MAIN</sub> = 8V, FREQ = IN, T<sub>A</sub> = +25°C, unless otherwise noted.)

## OPERATIONAL-AMPLIFIER LOAD TRANSIENT RESPONSE




A: OUTPUT VOLTAGE, AC-COUPLED, 2V/div B: OUTPUT CURRENT, 50mA/div

## OPERATIONAL-AMPLIFIER LARGE-SIGNAL STEP RESPONSE




A: INPUT VOLTAGE, 5V/div B: OUTPUT VOLTAGE, 5V/div

## OPERATIONAL-AMPLIFIER SMALL-SIGNAL STEP RESPONSE



A: INPUT VOLTAGE, AC-COUPLED 50mV/div B: OUTPUT VOLTAGE, AC-COUPLED 50mV/div

#### **SWITCH CONTROL FUNCTION**



A: V<sub>GON</sub>, 10V/div B: V<sub>CTL</sub>, 2V/div

### **Pin Description**

PIN	NAME	FUNCTION
1	COM	Internal High-Voltage MOSFET Switch Common Terminal
2	SRC	Switch Input. Source of the internal high-voltage, p-channel MOSFET. Bypass SRC to PGND with a minimum of 0.1µF close to the pins.
3	LDO	Internal 5V Linear Regulator Output. This regulator powers all internal circuitry except OUT1 and OUT2 operational amplifiers. Bypass LDO to AGND with a 0.22µF or greater ceramic capacitor.
4	PGND	Power Ground. PGND is the source of the step-up regulator's n-channel power MOSFET. Connect PGND to the input capacitor ground terminals through a short, wide PC board trace. Connect PGND to analog ground (AGND) underneath the IC.
5	AGND	Analog Ground. Connect AGND to power ground (PGND) underneath the IC.
6	POS1	Operational Amplifier 1 Noninverting Input
7	NEG1	Operational Amplifier 1 Inverting Input
8	OUT1	Operational Amplifier 1 Output
9	OUT2	Operational Amplifier 2 Output
10	NEG2	Operational Amplifier 2 Inverting Input
11	POS2	Operational Amplifier 2 Noninverting Input
12	SUP	Operational-Amplifier Supply Input. SUP is the positive supply rail for the OUT1 and OUT2 amplifiers. SUP is also the supply input of the internal 5V linear regulator. Connect SUP to the main step-up regulator output and bypass SUP to AGND with a 0.1µF capacitor.
13	LX	n-Channel Power MOSFET Drain and Switching Node. Connect the inductor and the catch diode to LX and minimize the trace area for lowest EMI.
14	IN	Supply Voltage. IN can range from 1.8V to 5.5V.
15	FREQ	Oscillator Frequency-Select Input. Pull FREQ low or leave it unconnected for 600kHz operation. Connect FREQ to IN for 1.2MHz operation. This input has a 5µA pulldown.
16	FB	Step-Up Regulator Feedback Input. Regulates to 1.24V (nominal). Connect a resistive voltage-divider from the output (V <sub>MAIN</sub> ) to FB to analog ground (AGND). Place the divider within 5mm of FB.
17	COMP	Step-Up Regulator Error-Amplifier Compensation Point. Connect a series resistor and capacitor from COMP to AGND. See the <i>Loop Compensation</i> section for component selection guidelines.
18	DEL	High-Voltage Switch-Delay Input. Connect a capacitor from DEL to AGND to set the high-voltage switch startup delay. A 5µA current source charges CDEL. The switches between SRC, COM, and DRN are disabled during the delay period.
19	CTL	High-Voltage Switch-Control Input. When CTL is high, the high-voltage switch between COM and SRC is on and the high-voltage switches between COM and DRN are off. When CTL is low, the high-voltage switch between COM and SRC is off and the high-voltage switches between COM and DRN are on. CTL is inhibited by the undervoltage lockout and when V <sub>DEL</sub> is less than 1.24V.
20	DRN	Switch Input. Drain of the internal, high-voltage, back-to-back p-channel MOSFETs connected to COM.
_	EP	Exposed Pad

#### Typical Application Circuit

The MAX8739 typical application circuit (Figure 1) generates a +8V source-driver supply and approximately +22V and -7V gate-driver supplies for TFT displays. The input-voltage range for the IC is from +1.8V to

+5.5V but the Figure 1 circuit is designed to run from 1.8V to 2.7V. Table 1 lists the key recommended components and Table 2 lists the contact information of the component suppliers.




Figure 1. Typical Application Circuit




Figure 2. Functional Diagram

#### **Table 1. Key Components List**

DESIGNATION	DESCRIPTION
C1	10μF, 6.3V X5R ceramic capacitor (1206) TDK C3216X5ROJ106M
C2, C3	4.7μF, 10V X5R ceramic capacitors (1206) TDK C3216X5R1A475M
D1	3A, 30V Schottky diode (M-flat) Toshiba CMS02
D2, D3, D4	200mA, 100V, dual, ultra-fast diodes (SOT23) Fairchild MMBD4148SE
L1	3.0µH, 2.3A inductor Sumida CDRH6D12-3R0

#### Detailed Description

The MAX8739 contains a high-performance, step-up switching regulator, two high-current operational amplifiers, and startup timing and level-shifting functionality useful for active-matrix TFT LCDs. Figure 2 shows the MAX8739 functional diagram.

#### Main Step-Up Regulator

The main step-up regulator employs a current-mode, fixed-frequency PWM architecture to maximize loop bandwidth and provide fast transient response to pulsed loads found in source drivers of TFT LCD panels. The high-switching frequency (600kHz/1.2MHz) allows the use of low-profile inductors and ceramic capacitors to minimize the thickness of LCD panel designs. The integrated, high-efficiency MOSFET and the IC's built-in digital soft-start functions reduce the number of external components required while controlling

Table 2. Component Suppliers

SUPPLIER	PHONE	FAX	WEBSITE
Fairchild	408-822-2000	408-822-2102	www.fairchildsemi.com
Sumida	847-545-6700	847-545-6720	www.sumida.com
TDK	847-803-6100	847-390-4405	www.component.tdk.com
Toshiba	949-455-2000	949-859-3963	www.toshiba.com/taec

inrush current. The output voltage can be set from  $V_{IN}$  to 13V with an external resistive voltage-divider.

The regulator controls the output voltage and the power delivered to the output by modulating the duty cycle (D) of the internal power MOSFET in each switching cycle. The duty cycle of the MOSFET is approximated by:

$$D \approx \frac{V_{MAIN} - V_{IN}}{V_{MAIN}}$$

Figure 3 shows the block diagram of the step-up regulator. An error amplifier compares the signal at FB to 1.24V and changes the COMP output. The voltage at COMP determines the current trip point each time the internal MOSFET turns on. As the load varies, the error amplifier sources or sinks current to the COMP output accordingly to produce the inductor peak current necessary to service the load. To maintain stability at high duty cycles, a slope compensation signal is summed with the current-sense signal.

On the rising edge of the internal clock, the controller sets a flip-flop, turning on the n-channel MOSFET and applying the input voltage across the inductor. The current through the inductor ramps up linearly, storing energy in its magnetic field. Once the sum of the current-feedback signal and the slope compensation exceed the COMP voltage, the controller resets the flipflop and turns off the MOSFET. Since the inductor current is continuous, a transverse potential develops across the inductor that turns on the diode (D1). The voltage across the inductor then becomes the difference between the output voltage and the input voltage. This discharge condition forces the current through the inductor to ramp back down, transferring the energy stored in the magnetic field to the output capacitor and the load. The MOSFET remains off for the rest of the clock cycle.

#### **Operational Amplifiers**

The MAX8739 has two operational amplifiers that are typically used to drive the LCD backplane (VCOM) and/or the gamma-correction-divider string. The operational amplifiers feature ±150mA output short-circuit current, 7.5V/µs slew rate, and 12MHz bandwidth. The




Figure 3. Step-Up Regulator Block Diagram

rail-to-rail input and output capability maximize system flexibility.

#### **Short-Circuit Current Limit**

The operational amplifiers limit short-circuit current to approximately  $\pm 150 \text{mA}$  if the output is directly shorted to SUP or to AGND. If the short-circuit condition persists, the junction temperature of the IC rises until it reaches the thermal-shutdown threshold (+160°C typ). Once the junction temperature reaches the thermal-shutdown threshold, an internal thermal sensor immediately sets the thermal fault latch, shutting off all the IC's outputs. The device remains inactive until the input voltage is cycled.

#### **Driving Pure Capacitive Loads**

The operational amplifiers are typically used to drive the LCD backplane (VCOM) or the gamma-correctiondivider string. The LCD backplane consists of a distrib-

uted series capacitance and resistance, a load that can be easily driven by the operational amplifier. However, if the operational amplifier is used in an application with a pure capacitive load, steps must be taken to ensure stable operation.

As the operational amplifier's capacitive load increases, the amplifier's bandwidth decreases and gain peaking increases. A  $5\Omega$  to  $50\Omega$  resistor placed between OUT\_ and the capacitive load reduces peaking but also reduces the gain. An alternative method of reducing peaking is to place a series RC network (snubber) in parallel with the capacitive load. The RC network does not continuously load the output or reduce the gain. Typical values of the resistor are between  $100\Omega$  and  $200\Omega$  and the typical value of the capacitor is 10pF.

#### Switch Control and Delay

A capacitor C<sub>DEL</sub> (C8 in Figure 1), from DEL to AGND selects the switch-control block supply startup delay. After the LDO voltage exceeds its undervoltage lockout threshold (2.7V typ) and the soft-start routine for each

regulator is complete, a  $5\mu A$  current source charges CDEL. Once the capacitor voltage exceeds VREF (1.25V typ), COM can be connected to SRC or DRN through the internal p-channel switches, depending upon the state of CTL. Before startup and when IN is less than VUVLO, DEL is internally connected to AGND to discharge CDEL. Select CDEL to set the delay time using the following equation:

$$C_{DEL} = DELAY_TIME \times \frac{5\mu A}{1.25V}$$

The switch-control input (CTL) is not activated until all three of the following conditions are satisfied: the LDO voltage exceeds its undervoltage lockout voltage, the soft-start routine of all the regulators is complete, and VDEL exceeds its turn-on threshold. Once activated and if CTL is high, the 15 $\Omega$  internal p-channel switch between COM and SRC (Q1) turns on and the 30 $\Omega$  p-channel switch between DRN and COM (Q2) turns off. If CTL is low, Q1 turns off and Q2 turns on.




Figure 4. Switch Control

#### **Undervoltage Lockout (UVLO)**

The undervoltage lockout (UVLO) circuit compares the input voltage at IN with the UVLO threshold (1.26V rising and 1.1V falling) to ensure that the input voltage is high enough for reliable operation. The 200mV (typ) hysteresis prevents supply transients from causing a restart. Once the input voltage exceeds the UVLO rising threshold, startup begins. When the input voltage falls below the UVLO falling threshold, the controller turns off the main step-up regulator and the linear regulator outputs, disables the switch-control block, and the operational amplifier outputs are high impedance.

#### **Linear Regulator (LDO)**

The MAX8739 includes an internal 5V linear regulator. SUP is the input of the linear regulator. The input voltage range is between 4.5V and 13V. The output of the linear regulator (LDO) is set to 5V (typ). The regulator powers all the internal circuitry including the gate driver. Bypass the LDO pin to AGND with a 0.22µF or greater ceramic capacitor. SUP should be directly connected to the output of the step-up regulator. This feature significantly improves the efficiency at low-input voltages.

#### **Bootstrapping and Soft-Start**

The MAX8739 features bootstrapping operation. In normal operation, the internal linear regulator supplies power to the internal circuitry. The input of the linear regulator (IN) should be directly connected to the output of the step-up regulator. The MAX8739 is enabled when the input voltage at SUP is above 1.3V (typ) and the fault latch is not set. After being enabled, the regulator starts open-loop switching to generate the supply voltage for the linear regulator. The internal reference block turns on when the LDO voltage exceeds 2.7V (typ). When the reference voltage reaches regulation, the PWM controller and the current-limit circuit are enabled, and the step-up regulator enters soft-start. During soft-start, the main step-up regulator directly limits the peak-inductor current, allowing from zero up to the full current-limit value in eight equal current steps (ILIM/8). The maximum load current is available after the output voltage reaches regulation (which terminates soft-start), or after the soft-start timer expires in approximately 13ms. The soft-start routine minimizes the inrush current and voltage overshoot and ensures a welldefined startup behavior.

#### **Fault Protection**

During steady-state operation, the MAX8739 monitors the FB voltage. If the FB voltage does not exceed 1V (typ), the MAX8739 activates an internal fault timer. If there is a continuous fault for the fault-timer duration, the MAX8739 sets the fault latch, shutting down all the

outputs. Once the fault condition is removed, cycle the input voltage to clear the fault latch and reactivate the device. The fault-detection circuit is disabled during the soft-start time.

The MAX8739 monitors the SUP voltage for undervoltage and overvoltage conditions. If the SUP voltage is below 1.4V (max) or above 13.7V (typ), the MAX8739 disables the gate driver of the step-up regulator and prevents the internal MOSFET from switching. The SUP undervoltage and overvoltage conditions do not set the fault latch.

#### **Thermal-Overload Protection**

The thermal-overload protection prevents excessive power dissipation from overheating the device. When the junction temperature exceeds  $T_J = +160^{\circ}\text{C}$ , a thermal sensor immediately activates the fault protection, which shuts down the step-up regulator and the internal linear regulator, allowing the device to cool down. Once the device cools down by approximately 15°C, cycle the input voltage (below the UVLO falling threshold) to clear the fault latch and reactivate the device.

The thermal-overload protection protects the controller in the event of fault conditions. For continuous operation, do not exceed the absolute maximum junction temperature rating of  $T_J = +150^{\circ}C$ .

#### **Design Procedure**

#### Main Step-Up Regulator

#### Inductor Selection

The minimum inductance value, peak-current rating, and series resistance are factors to consider when selecting the inductor. These factors influence the converter's efficiency, maximum output-load capability, transient response time, and output-voltage ripple. Physical size and cost are also important factors to be considered.

The maximum output current, input voltage, output voltage, and switching frequency determine the inductor value. Very-high inductance values minimize the current ripple and therefore reduce the peak current, which decreases core losses in the inductor and I<sup>2</sup>R losses in the entire power path. However, large inductor values also require more energy storage and more turns of wire, which increase physical size and can increase I<sup>2</sup>R losses in the inductor. Low-inductance values decrease the physical size but increase the current ripple and peak current. Finding the best inductor involves choosing the best compromise between circuit efficiency, inductor size, and cost.

The equations used here include a constant LIR, which is the ratio of the inductor peak-to-peak ripple current to the average DC inductor current at the full load current. The best trade-off between inductor size and circuit efficiency for step-up regulators generally has an LIR between 0.3 and 0.5. However, depending on the AC characteristics of the inductor core material and ratio of inductor resistance to other power-path resistances, the best LIR can shift up or down. If the inductor resistance is relatively high, more ripple can be accepted to reduce the number of turns required and increase the wire diameter. If the inductor resistance is relatively low, increasing inductance to lower the peak current can decrease losses throughout the power path. If extremely thin, high-resistance inductors are used, as is common for LCD panel applications, the best LIR can increase to between 0.5 and 1.0.

Once a physical inductor is chosen, higher and lower values of the inductor should be evaluated for efficiency improvements in typical operating regions.

Calculate the approximate inductor value using the typical input voltage ( $V_{IN}$ ), the maximum output current ( $I_{MAIN(MAX)}$ ), the expected efficiency ( $\eta_{TYP}$ ) taken from an appropriate curve in the *Typical Operating Characteristics*, and an estimate of LIR based on the above discussion:

$$L = \left(\frac{V_{IN}}{V_{MAIN}}\right)^2 \times \left(\frac{V_{MAIN} - V_{IN}}{I_{MAIN(MAX)} \times f_{OSC}}\right) \times \left(\frac{\eta_{TYP}}{LIR}\right)$$

Choose an available inductor value from an appropriate inductor family. Calculate the maximum DC input current at the minimum input voltage  $V_{\text{IN}(\text{MIN})}$  using conservation of energy and the expected efficiency at that operating point ( $\eta_{\text{MIN}}$ ) taken from an appropriate curve in the *Typical Operating Characteristics*:

$$I_{IN(DC,MAX)} = \frac{I_{MAIN(MAX)} \times V_{MAIN}}{V_{IN(MIN)} \times \eta_{MIN}}$$

Calculate the ripple current at that operating point and the peak current required for the inductor:

$$I_{RIPPLE} = \frac{V_{IN(MIN)} \times (V_{MAIN} - V_{IN(MIN)})}{L \times V_{MAIN} \times f_{OSC}}$$
$$I_{PEAK} = I_{IN(DC,MAX)} + \frac{I_{RIPPLE}}{2}$$

The inductor's saturation current rating and the MAX8739's LX current limit (I<sub>LIM</sub>) should exceed I<sub>PEAK</sub> and the inductor's DC current rating should exceed

 $I_{IN(DC,MAX)}.$  For good efficiency, choose an inductor with less than  $0.1\Omega$  series resistance.

Considering the *Typical Operating Circuit*, the maximum load current (I<sub>MAIN(MAX)</sub>) is 300mA, with an 8V output and a typical input voltage of 2.5V. Choosing an LIR of 0.4 and estimating efficiency of 85% at this operating point:

$$L = \left(\frac{2.5V}{8V}\right)^2 \times \left(\frac{8V - 2.5V}{0.3A \times 1.2MHz}\right) \times \left(\frac{0.85}{0.4}\right) \approx 3.0\mu H$$

Using the circuit's minimum input voltage (2.2V) and estimating efficiency of 80% at that operating point:

$$I_{IN(DC,MAX)} = \frac{0.3A \times 8V}{2.2V \times 0.8} \approx 1.36A$$

The ripple current and the peak current are:

$$I_{RIPPLE} = \frac{2.2V \times (8V - 2.2V)}{3.0\mu H \times 8V \times 1.2MHz} \approx 0.44A$$

$$I_{PEAK} = 1.36A + \frac{0.44A}{2} \approx 1.58A$$

#### **Output-Capacitor Selection**

The total output-voltage ripple has two components: the capacitive ripple caused by the charging and discharging of the output capacitance, and the ohmic ripple due to the capacitor's equivalent series resistance (ESR):

$$VRIPPLE = VRIPPLE(C) + VRIPPLE(ESR)$$

$$V_{RIPPLE(C)} \approx \frac{I_{MAIN}}{C_{OUT}} \times \left( \frac{V_{MAIN} - V_{IN}}{V_{MAIN} \times f_{SW}} \right)$$

and:

where IPEAK is the peak inductor current (see the *Inductor Selection* section). For ceramic capacitors, the output voltage ripple is typically dominated by VRIPPLE(C). The voltage rating and temperature characteristics of the output capacitor must also be considered.

#### Input-Capacitor Selection

The input capacitor (C<sub>IN</sub>) reduces the current peaks drawn from the input supply and reduces noise injection into the IC. A 10µF ceramic capacitor is used in the *Typical Application Circuit* (Figure 1) because of the high source impedance seen in typical lab setups. Actual applications usually have much lower source

impedance since the step-up regulator often runs directly from the output of another regulated supply. Typically, C<sub>IN</sub> can be reduced below the values used in the *Typical Application Circuit*. Ensure a low noise supply at IN by using adequate C<sub>IN</sub>. Alternatively, greater voltage variation can be tolerated on C<sub>IN</sub> if IN is decoupled from C<sub>IN</sub> using an RC lowpass filter (see Figure 1).

#### Rectifier Diode

The MAX8739's high switching frequency demands a high-speed rectifier. Schottky diodes are recommended for most applications because of their fast recovery time and low forward voltage. In general, a 3A Schottky diode complements the internal MOSFET well.

#### **Output-Voltage Selection**

The output voltage of the main step-up regulator can be adjusted by connecting a resistive voltage-divider from the output (V<sub>MAIN</sub>) to AGND with the center tap connected to FB (see Figure 1). Select R2 in the  $10k\Omega$  to  $50k\Omega$  range. Calculate R1 with the following equation:

$$R1 = R2 \times \left(\frac{V_{MAIN}}{V_{FB}} - 1\right)$$

where V<sub>FB</sub>, the step-up regulator's feedback set point, is 1.236V. Place R1 and R2 close to the IC.

#### Loop Compensation

Choose R<sub>COMP</sub> to set the high-frequency integrator gain for fast transient response. Choose C<sub>COMP</sub> to set the integrator zero to maintain loop stability.

For low-ESR output capacitors, use the following equations to obtain stable performance and good transient response:

$$\begin{split} R_{COMP} &\approx \frac{315 \times V_{IN} \times V_{OUT} \times C_{OUT}}{L \times I_{MAIN(MAX)}} \\ C_{COMP} &\approx \frac{V_{OUT} \times C_{OUT}}{10 \times I_{MAIN(MAX)} \times R_{COMP}} \end{split}$$

To further optimize transient response, vary RCOMP in 20% steps and CCOMP in 50% steps while observing transient response waveforms.

#### Applications Information

#### **Power Dissipation**

An IC's maximum power dissipation depends on the thermal resistance from the die to the ambient environment and the ambient temperature. The thermal resistance depends on the IC package, PC board copper area, other thermal mass, and airflow.

The MAX8739, with its exposed backside pad soldered to 1in² of PC board copper, can dissipate about 1.7W into +70°C still air. More PC board copper, cooler ambient air, and more airflow increase the possible dissipation, while less copper or warmer air decreases the IC's dissipation capability. The major components of power dissipation are the power dissipated in the stepup regulator and the power dissipated by the operational amplifiers.

#### Step-Up Regulator

The largest portions of power dissipation in the step-up regulator are the internal MOSFET, inductor, and the output diode. If the step-up regulator has 90% efficiency, about 3% to 5% of the power is lost in the internal MOSFET, about 3% to 4% in the inductor, and about 1% in the output diode. The remaining 1% to 3% is distributed among the input and output capacitors and the PC board traces. If the input power is about 5W, the power lost in the internal MOSFET is about 150mW to 250mW.

#### **Operational Amplifier**

The power dissipated in the operational amplifiers depends on their output current, the output voltage, and the supply voltage:

where I<sub>OUT\_(SOURCE)</sub> is the output current sourced by the operational amplifier, and I<sub>OUT\_(SINK)</sub> is the output current that the operational amplifier sinks.

In a typical case where the supply voltage is 10V and the output voltage is 5V with an output source current of 30mA, the power dissipated is 150mW.

#### **PC Board Layout and Grounding**


Careful PC board layout is important for proper operation. Use the following guidelines for good PC board layout:

- 1) Minimize the area of high-current loops by placing the inductor, output diode, and output capacitors near the input capacitors and near the LX and PGND pins. The high-current input loop goes from the positive terminal of the input capacitor to the inductor, to the IC's LX pin, out of PGND, and to the input capacitor's negative terminal. The highcurrent output loop is from the positive terminal of the input capacitor to the inductor, to the output diode (D1), to the positive terminal of the output capacitors, reconnecting between the output capacitor and input capacitor ground terminals. Connect these loop components with short, wide connections. Avoid using vias in the high-current paths. If vias are unavoidable, use many vias in parallel to reduce resistance and inductance.
- Create a power-ground island (PGND) consisting 2) of the input and output capacitor grounds, PGND pin, and any charge-pump components. Connect all these together with short, wide traces or a small ground plane. Maximizing the width of the power-ground traces improves efficiency and reduces output voltage ripple and noise spikes. Create an analog ground plane (AGND) consisting of the AGND pin, all the feedback-divider ground connections, the operational-amplifierdivider ground connections, the COMP and DEL capacitor ground connections, the SUP and LDO bypass capacitor ground connections, and the device's exposed backside pad. Connect the AGND and PGND islands by connecting the PGND pin directly to the exposed backside pad. Make no other connections between these separate ground planes.
- 3) Place the feedback-voltage-divider resistors as close to the feedback pin as possible. The divider's center trace should be kept short. Placing the resistors far away causes the FB traces to become antennas that can pick up switching noise. Care should be taken to avoid running any feedback trace near LX or the switching nodes in the charge pumps.

- 4) Place IN pin and LDO pin bypass capacitors as close to the device as possible. The ground connections of the IN and LDO bypass capacitors should be connected directly to the AGND pin with a wide trace.
- 5) Minimize the length and maximize the width of the traces between the output capacitors and the load for best transient responses.
- Minimize the size of the LX node while keeping it wide and short. Keep the LX node away from the feedback node and analog ground. Use DC traces as shield if necessary.

Refer to the MAX8739 evaluation kit for an example of proper board layout.

#### **Pin Configuration**




#### **Chip Information**

TRANSISTOR COUNT: 4396

PROCESS: BiCMOS

#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



SYMBOL INN, NoM MAX. MIN, NOM MAX. MIN, NOM MAX. MIN, NOM MAX. MIN, NOM, MAX. MI			С	OMMO	ON DI	MEN	SIONS	3									EXPOSED PAD VARIATIONS								
SYMBOL MIN.   NOM.   MAX.   MIN.   NOM.   MAX.   MIN.   NOM.   MAX.   MIN.   NOM.   MAX.   0.15   SANTAL    A 0, 70   0.75   0.80   0.70   0.75   0.80   0.70   0.75   0.80   0.70   0.75   0.80   0.70   0.75   0.80    A1 0   0.02   0.05   0.002   0.05   0.002   0.05   0.002   0.05    A3 0 20 REF.   0.20 REF.   0.20 REF.   0.20 REF.   0.20 REF.   0.20 REF.    D 4.90   0.00   5.70   4.90   5.00   5.10   4.90   5.00   5.10   4.90   5.00   5.10    E 4.90   5.00   5.70   4.90   5.00   5.10   4.90   5.00   5.10   4.90   5.00    E 0 0.80 BSC.   0.56 BSC.   0.50 BSC.   0.50 BSC.   0.50 BSC.   0.40 BSC.    L 0.30   0.40   0.50   0.45   0.55   0.55   0.55   0.55   0.30   0.40   0.50   0.80    L 1			16L 5x5		20L 5x5									PKG		D2			E2			DOWN			
11 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 02 0 05 0 0 0 05 0 0 05 0 0 05 0 0 05 0 0 05 0 0 05 0 0 0 05 0 0 0 05 0	SYMBOL	_	_	_	$\rightarrow$	=		=		=	_	-			_		MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	±0.15	BONDS	
A3 0.20 REF. 0.20 REF. 0.20 REF. 0.20 REF. 0.20 REF. 0.20 REF. 10.20 REF. 10	Α	0.70 0.7	5 0.80	0.70	0.75	0.80	0.70	0.75	0.80	_	-	-	0.70	-	_	T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	**	YES	
D				_	_	_	-	_	_	-			_	_		T1655-3	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
D 4.90   5.00   5.10   4.90   5.00   6.10   5.10   4.90   5.00   6.10   5.10   4.90   5.00   6.10   5.10   4.90   5.00   6.10   5.10   4.90   5.00   6.10   5.10   4.90   5.00   6.10   4.90   6.10   4.90															T1655N-	3.00	3.10	3.20	3.00	3.10	3.20	**	NO		
E 4.90 €.00 €.10 €.90 €.00 €.10 €.90 €.00 €.10 €.90 €.00 €.10 €.90 €.00 €.10 €.90 €.00 €.10 €.90 €.00 €.10 €.90 €.00 €.10 €.90 €.00 €.10 €.90 €.00 €.10 €.90 €.00 €.10 €.1	-															T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES	
Column   Control   Cont																T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
R				_	_	_	_		_	_		_	_		_	T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40	YES	
Table   Tab		0.00	35C.	-	00 80		_	1	U		30 B	SU				T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	**	YES	
Table			0.50		0.55	-		$\rightarrow$	0.65		0.40	0.50	_	_	_	T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	**	YES	
N 16 20 28 32 40 ND 4 5 7 8 10 T2855-7 2.60 2.70 2.80 2.60 2.70 2.80 40 T2855-7 2.60 2.70 2.80 2.70 2.80 2.70 2.80 40 T2855-7 2.60 2.70 2.80 2.70 2.70 2.80 2.70 2.70 2.80 2.70 2.70 2.80 2.70 2.70 2.80 2.70 2.70 2.70 2.70 2.70 2.70 2.70 2.7			- 0.30	-	_	-	-	_	-	_		-				T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	**	NO	
NO   4		_		Н						Н	$\overline{}$		0.00		0.00	T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	**	NO	
NE 4 5 7 8 10    DIEDEC   WHH B												T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	**	YES					
173255-3   3.00   3.10   3.20   3.00   3.10   3.20   1.00   1.00	NE	4					7			8			10		T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40	YES		
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.  2. ALL DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.  2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.  3. NI STHE TOTAL NUMBER OF TERMINALS.  ★ THE TERMINAL #1 IDENTIFIER AND TERMINAL SOFTERMINAL #1 DENTIFIER ARE IDENTIFIER ARE IDENTIFIER AND TERMINAL #1 DENTIFIER AND TERMINAL #1 DENTIFIER AND TERMINAL #1 DENTIFIER AND DESTRUCTURE.  ★ DIMENSION 5 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.3 mm FROM TERMINAL 15.  ★ DIMENSION 5 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.3 mm FROM TERMINAL 15.  ★ DO AND NE REFER TO THE NUMBER OF TERMINAL SO EACH D AND E SIDE RESPECTIVELY.  ★ DO AND NE REFER TO THE NUMBER OF TERMINAL SO EACH D AND E SIDE RESPECTIVELY.  ★ DEOPOLIANOR IS POSSIBLE IN A SYMMETRICAL FASHION.  ★ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.  DRAWING CONFORMS TO JEDEC MOZZO, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3 AND 0.3 2.0 0.3 0.0 3.10 3.20 3.0 0.3 1.0 3.20 3.0 0.3 0.0 3.10 3.20 3.0 0.3 1.0 3.20 3.0 0.3 0.0 3.10 3.20 3.0 0.3 0.0 3.10 3.20 3.0 0.3 0.0 3.10 3.20 3.0 0.3 0.0 3.10 3.20 3.0 0.0 3.10 3.20 3	JEDEC	WH	1B	١	WHHC			WHHD-1		WHHD-2				T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	**	NO			
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. 2. ALL DIMENSIONING ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. 3. NI STHE TOTAL NUMBER OF TERMINAL. 3. NI STHE TOTAL NUMBER OF TERMINAL. BY IDENTIFIER AND TERMINAL MUMBERING CONVENTION SHALL CONFORM TO JESD 94. 1989-102. ETAILS OF TERMINAL BY IDENTIFIER AND THE ANDLO OR MARKED FEATURE.  △ DIMENSION D APPLIES TO METAILIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm and 0.30 mm FROM TERMINAL TY.  7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.  △ COPLANARTY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.  9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3 AND T2855-6.  ✓ WARPAGE SHALL NOT EXCEED 0.10 mm.  11. MARKING IS FOR PACKAGE CRIENTATION REFERENCE ONLY.  12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.  14. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.																T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES	
1. DIMENSIONIS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES. 2. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES. 3. N IS THE TOTAL NUMBER OF TERMINAL S. 3. N IS THE TOTAL NUMBER OF TERMINAL S. 3. N IS THE TOTAL NUMBER OF TERMINAL S. 4. THE TERMINAL #1 IDENTIFIER AND TERMINAL SIDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER AND TERMINAL #1 ID	IOTES:																						**	NO	
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.  3. NIS THE TOTAL NUMBER OF TERMINALS.  3. NIS THE TOTAL NUMBER OF TERMINALS.  4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL.  5. CONFORM TO JESD 94-15 99-12. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER AND COPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER AND COPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER AND OBSENSE OF THE AND COPTIONAL WAS DESCRIBED.  5. DIMENSION DAPPLIES TO METAILLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm and 0.30 mm FROM TERMINAL THE COPTION OF THE STANDARD OF THE STAN	1. DIM	IENSIONII	IG & T0	DLERA	NCIN	G CO	NFOF	M TO	ASM	E Y14.	5M-1	994.					0.00			0.00				YES	
3. N IS THE TOTAL NUMBER OF TERMINALS.  **SEE COMMON DIMENSIONS T CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #I DENTIFIER AND THE AND THE ZONE INDICATED. THE TERMINAL #I DENTIFIER MAY BE EITHER A MOLD OF MARKED FEATURE.  **SEE COMMON DIMENSIONS T DENTIFIER MAY BE EITHER A MOLD OF MARKED FEATURE.  **SEE COMMON DIMENSIONS T DENTIFIER MAY BE EITHER A MOLD OF MARKED FEATURE.  **DIMENSION A PAPILES TO DETAILIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL SON EACH D AND E SIDE RESPECTIVELY.  **DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.  **COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.  **DAMING CONFORMS TO JEDEC MOZZO, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3 AND T2855-6.  **MARPAGE SHALL NOT EXCEED 0.10 mm.  **IN AMARKING IS FOR PACKAGE CRIENTATION REFERENCE ONLY.  **DALLAS ***SEE COMMON DIMENSIONS IN SEED STANLY BY THE SEED STANLY BY	2. ALL	DIMENSI	ANS ARC	RE IN I	MILLIN	иете	RS. A	NGLES	ARE	IN D	EGRE	ES.												NO	
A THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 96.1 599-102. EDITALS OF TERMINAL #1 IDENTIFIER AND OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY SE ETHER A NOLD OR MARKED FEATURE.  A DIMENSION 15 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL 119.  A NO AND NE REFER TO THE NUMBER OF TERMINAL SON EACH D AND E SIDE RESPECTIVELY. 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.  COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. 9. DRAWING CONFORMS TO JEDEC MOZZO, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3 AND T2855-6.  M. WARPAGE SHALL NOT EXCEED 0.10 mm. 11. MARKING IS FOR PACKAGE OF IERM TATION REFERENCE ONLY. 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY. 13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.  TIME PACKAGE OUTLINE, 16, 20, 28, 32, 40L THIN OFN, 5x50.8 mm	3. N IS	THE TOT	AL NUI	MBER	OF TE	ERMIN	VALS.									T4055-1	3.20	3.30	3.40					YES	
ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.  7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.  ★ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.  9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3 AND T2855-6.  ★ WARPAGE SHALL NOT EXCEED 0.10 mm.  11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.  12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.  14. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.	CON OP	NFORM TO TIONAL, B NTIFIER IN IENSION B	O JESD UT MU: MAY BE APPLI	95-1 S ST BE EITHE ES TO	SPP-0 LOCA ER A N	12. D TED MOLD ALLIZ	ETAIL WITH OR N ED TE	S OF IN THE IARKE RMIN	ZON D FE	MINAL NE IND ATUR	#1 ID ICAT E.	ENTII ED. T	HE TE	ARE ERMIN	NAL #1						00	orv		o .ni	
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.  A COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.  9. DRAWING COMPORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR 12855-3 AND 12855-6.  A WARPAGE SHALL NOT EXCEED 0.10 mm.  11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.  12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.	<u></u> DIM		0.30 m						IALC	ONE	A CH F	> A N I C	- CII	DE DI	COLOT	VELV									
COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.  9. DRAWING CONFORMS TO JEDEC MUZZO, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3 AND T2855-6.  12855-3 AND T2855-6.  129. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.	<u></u> DIM 0.25		FFFP .	TO TH					- ILO	JI4 C/		- AINL	_ 011	1(0		· I .									
9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR TJSS53 AND T2855-6.  11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.  12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  12. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.	DIM 0.25	AND NE F						TRICA	I EA	SHION															
MARPAGE SHALL NOT EXCEED 0.10 mm.  11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.  12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  14. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.  15. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.	DIM 0.25 ND 7. DEF	AND NE F	ON IS F	POSSI	BLE IN	N A S	/MME					WEI I	A Q T	LUE T		9									
11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.  12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.  16. 20, 28, 32, 40L THIN OFN, 5x5x0.8mm  AND COMMENTATION OF THE PACKAGE OUTLINE, 16. 20, 28, 32, 40L THIN OFN, 5x5x0.8mm  AND COMMENTATION OF THE PACKAGE OUTLINE, 16. 20, 28, 32, 40L THIN OFN, 5x5x0.8mm	DIM 0.25 ND 7. DEF A COI 9. DRA	AND NE F POPULATI PLANARIT AWING CO	ON IS F Y APPL ONFORI	POSSI LIES TO MS TO	BLE IN	A S' E EXP	OSEE	HEAT	SIN	K SLU	G AS				ERMINA	LS.									
12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.  ↑ LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.  ↑ LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.	DIM 0.25 ND 7. DEF A COI 9. DR/ T28	AND NE F POPULATI PLANARIT AWING CO 155-3 AND	ON IS F Y APPL ONFORI T2855-	POSSI LIES TO MS TO 6.	BLE IN O THE ) JEDE	N A SY E EXP	YMME OSEE 0220,	HEAT	SIN	K SLU	G AS				ERMINA	LS.	٦	D =							
LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.  LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.  LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.  LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.	DIM 0.25 ND 7. DEF A COI 9. DR/ T28 WA	AND NE F POPULATI PLANARIT AWING CO 155-3 AND RPAGE SI	ON IS F Y APPL ONFORI T2855- HALL N	POSSI LIES TO MS TO 6. OT EX	BLE IN O THE JEDE	N A SY E EXP EC MC	OSEE 0220, mm.	HEAT EXCER	SIN PT EX	K SLU KPOSE	G AS ED PA				ERMINA	LS.	[	₽₽	ALL	AS	<u> </u>	1	ı×		
	DIM 0.25 ND 7. DEF 8. COI 9. DRA T28 WAI 11. MAI	AND NE F POPULATI PLANARIT AWING CO 155-3 AND RPAGE SI RKING IS	ON IS F Y APPL ONFORI T2855- HALL N FOR PA	POSSII LIES TO MS TO 6. OT EX	BLE IN O THE JEDE CEED SE ORI	E EXP C MC 0.10	YMME OSEE 0220, mm. ATION	HEAT EXCER	SIN PTE	K SLU KPOSE	G AS ED PA				ERMINA	LS.						11/	lХ		
DRAWING NOT TO SCALE- 21-0140   1	DIM 0.25 ND 7. DEF 8. COI 9. DRA T28 WA 11. MAI 12. NUI	AND NE F POPULATI PLANARIT AWING CO 155-3 AND RPAGE SI RKING IS WBER OF	ON IS F Y APPL ONFORI T2855- HALL N FOR PA LEADS	POSSII LIES TO MS TO 6. OT EX ACKAG SHOV	BLE IN O THE ) JEDE CEED GE ORI VN AR	E EXP EC MC 0.10 IENTA	YMME OSEE 0220, mm. ATION R REF	EXCER EXCER REFE	SIN PTE	K SLU KPOSE CE ON	G AS ED PA	DIM	MENS	ION F	ERMINA OR			mus P	ACKAG	SE OUT	LINE,				

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.