## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China


#### Abstract

General Description The MAX8744A/MAX8745A are dual step-down, switchmode, power-supply (SMPS) controllers with synchronous rectification, intended for main $5 \mathrm{~V} / 3.3 \mathrm{~V}$ power generation in battery-powered systems. Fixed-frequency operation with optimal interleaving minimizes input ripple current from the lowest input voltages up to the 26 V maximum input. Optimal 40/60 interleaving allows the input voltage to go down to 8.3 V before duty-cycle overlap occurs, compared to $180^{\circ}$ out-of-phase regulators where the duty-cycle overlap occurs when the input drops below 10V. Output current sensing provides peak current-limit protection, using either an accurate sense resistor or using lossless inductor DCR current sensing. A low-noise mode maintains high light-load efficiency while keeping the switching frequency out of the audible range. An internal, fixed 5V, 100mA linear regulator powers up the MAX8744A/MAX8745A and their gate drivers, as well as external keep-alive loads. When the main PWM regulator is in regulation, an automatic bootstrap switch bypasses the internal linear regulator, providing current up to 200 mA . An additional adjustable linear-regulator driver with an external pnp transistor can be used with a secondary winding to provide a 12 V supply, or powered directly from the main outputs to generate lowvoltage outputs as low as 1 V . Independent enable controls and power-good signals allow flexible power sequencing. Voltage soft-start gradually ramps up the output voltage and reduces inrush current, while soft-shutdown gradually ramps the output voltage down, preventing negative voltage dips. The MAX8744A/MAX8745A feature output undervoltage and thermal-fault protection. The MAX8744A also includes output overvoltage-fault protection. The MAX8744A/MAX8745A are available in a 32-pin, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$, thin QFN package. The exposed backside pad improves thermal characteristics for demanding linear keep-alive applications.


Applications
Main Power Supplies
2 to $4 \mathrm{Li}+$ Cell Battery-Powered Devices
Notebook and Subnotebook Computers
PDAs and Mobile Communicators

Dual Mode is a trademark of Maxim Integrated Products, Inc.

Features

- Fixed-Frequency, Current-Mode Control
- 40/60 Optimal Interleaving
- Internal BST Switches
- Internal 5V, 100mA Linear Regulator
- Auxiliary Linear-Regulator Driver (12V or Adjustable Down to 1V)
- Dual Mode ${ }^{\text {TM }}$ Feedback-3.3V/5V Fixed or Adjustable Output Voltages
- $200 \mathrm{kHz} / 300 \mathrm{kHz} / 500 \mathrm{kHz}$ Switching Frequency
- Undervoltage and Thermal-Fault Protection
- Overvoltage-Fault Protection (MAX8744A Only)
- 6 V to 26 V Input Range
- $2 \mathrm{~V} \pm 0.75 \%$ Reference Output
- Independent Enable Inputs and Power-Good Outputs
- Soft-Start and Soft-Shutdown (Voltage Ramp)
- $8 \mu \mathrm{~A}$ (typ) Shutdown Current

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | PKG <br> CODE |
| :---: | :---: | :--- | :---: |
| MAX8744AETJ+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 Thin QFN <br> $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ | T3255-4 |
| MAX8745AETJ+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} \mathrm{C}$ | 32 Thin QFN <br> $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ | T3255-4 |

+Denotes a lead-free package.
*Future product-contact factory for availability.
Pin Configuration


## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |


| BS |  |
| :---: | :---: |
| LDO Short Circuit to GND | Momentary |
| REF Short Circuit to GND | Momentary |
| DRVA Current (Sinking) | 30 mA |
| OUTA Shunt Current | 30 mA |
| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ |  |
| Multilayer PCB |  |
| 32-Pin, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ TQFN |  |
| (derated $34.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) | .2459mW |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, $\mathrm{V}_{I N}=12 \mathrm{~V}$, both SMPS enabled, $\mathrm{FSEL}=\mathrm{REF}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{ILIM}=\mathrm{LDO5}, \mathrm{FBA}=\mathrm{LDO}, \mathrm{I}_{\text {REF }}=\mathrm{I}_{\text {LDO5 }}=\mathrm{I}_{\mathrm{OUTA}}=$ no load, $\mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5 ^ { \circ }} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLIES (Note 1) |  |  |  |  |  |  |
| VIN Input Voltage Range | VIN | LDO5 in regulation | 5.4 |  | 26.0 | V |
|  |  | $\mathrm{IN}=\mathrm{LDO5}, \mathrm{~V}$ CSL5 < 4.4V | 4.5 |  | 5.5 |  |
| VIN Operating Supply Current | IIN | LDO5 switched over to CSL5, either SMPS on |  | 20 | 36 | $\mu \mathrm{A}$ |
| VIN Standby Supply Current | IIN(STBY) | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}$ to 26 V , both SMPS off, includes ISHDN |  | 65 | 120 | $\mu \mathrm{A}$ |
| VIN Shutdown Supply Current | $\operatorname{IIN}(\mathrm{SHDN})$ | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}$ to 26V |  | 8 | 20 | $\mu \mathrm{A}$ |
| Quiescent Power Consumption | $P_{Q}$ | $\begin{aligned} & \text { Both SMPS on, FB3 }=\mathrm{FB} 5=\mathrm{LDO5}, \\ & \mathrm{SKIP}=\mathrm{GND}, \mathrm{~V} \text { CSL3 }=3.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CSL}} 5=5.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUTA }}=15 \mathrm{~V}, \\ & \text { PIN }+ \text { PCSL3 }+ \text { PCSL5 }+ \text { PoutA } \end{aligned}$ |  | 3.5 | 4.5 | mW |
| MAIN SMPS CONTROLLERS |  |  |  |  |  |  |
| 3.3V Output Voltage in Fixed Mode | Vout3 | $\begin{aligned} & \mathrm{V} \text { IN }=6 \mathrm{~V} \text { to } 26 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{FB} 3=\mathrm{LDO5}, \\ & 0<\mathrm{V}_{\mathrm{CSH}}-\mathrm{V} \text { CSL3 }<50 \mathrm{mV}(\text { Note 2) } \end{aligned}$ | 3.265 | 3.315 | 3.365 | V |
| 5V Output Voltage in Fixed Mode | Vout5 | $\begin{aligned} & \text { VIN }=6 \mathrm{~V} \text { to } 26 \mathrm{~V}, \overline{\text { SKIP }}=\mathrm{FB} 5=\mathrm{LDO5}, \\ & 0<\mathrm{V}_{\text {CSH5 }}-\mathrm{V} \text { CSL5 }<50 \mathrm{mV} \text { (Note 2) } \end{aligned}$ | 4.94 | 5.015 | 5.09 | V |
| Feedback Voltage in Adjustable Mode (Note 2) | $\mathrm{V}_{\text {FB_ }}$ | VIN $=6 \mathrm{~V}$ to 26 V , FB3 or FB5 duty factor $=20 \%$ to $80 \%$ | 1.980 | 2.010 | 2.040 | V |
|  |  | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}$ to 26 V , FB 3 or FB5 duty factor $=50 \%$ | 1.990 | 2.010 | 2.030 |  |

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure $1, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}$, both SMPS enabled, $\mathrm{FSEL}=\mathrm{REF}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{ILIM}=\mathrm{LDO5}, \mathrm{FBA}=\mathrm{LDO5}, \mathrm{I}_{\text {REF }}=\mathrm{I}_{\mathrm{LDO5}}=\mathrm{I}_{\mathrm{OUTA}}=$ no load, $\mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5 ^ { \circ }} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


Idle Mode is a trademark of Maxim Integrated Products, Inc.

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, both SMPS enabled, $\mathrm{FSEL}=\mathrm{REF}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{ILIM}=\mathrm{LDO5}, \mathrm{FBA}=\mathrm{LDO5}, \mathrm{I}_{\text {REF }}=\mathrm{I}_{\text {LDO5 }}=I_{\text {OUTA }}=$ no load, $\mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Soft-Start Ramp Time | tSStart | Measured from the rising edge of ON_ to full scale |  | 2 |  | ms |
| Soft-Stop Ramp Time | tSSTOP | Measured from the falling edge of $O N_{-}$to full scale |  | 4 |  | ms |
| INTERNAL FIXED LINEAR REGULATORS |  |  |  |  |  |  |
| LDO5 Output Voltage | VLDO5 | $\begin{aligned} & \text { ON5 = GND, 6V < VIN }<26 \mathrm{~V}, \\ & 0<\text { LDDO5 }<100 \mathrm{~mA} \end{aligned}$ | 4.85 | 4.95 | 5.10 | V |
| LDO5 Undervoltage-Lockout Fault |  | Rising edge, hysteresis $=1 \%$ | 3.7 | 4.0 | 4.1 | V |
| Short-Circuit Current (Switched Over to CSL5) |  | LDO5 = GND, VCSL5 > 4.7V | 200 | 425 |  | mA |
| AUXILIARY LINEAR REGULATOR |  |  |  |  |  |  |
| DRVA Voltage Range | V ${ }_{\text {dRVA }}$ |  | 0.5 |  | 26.0 | V |
| DRVA Drive Current |  | $\mathrm{V}_{\text {FBA }}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {DRVA }}=5 \mathrm{~V}$ |  |  | 0.4 | mA |
|  |  | $\mathrm{V}_{\text {FBA }}=0.965 \mathrm{~V}, \mathrm{~V}_{\text {DRVA }}=5 \mathrm{~V}$ | 10 |  |  |  |
| FBA Regulation Threshold | VFBA | $V_{\text {DRVA }}=5 \mathrm{~V}$, IDRVA $=1 \mathrm{~mA}$ (sink) | 0.98 | 1.00 | 1.02 | V |
| FBA Load Regulation |  | $V_{\text {DRA }}=5 \mathrm{~V}$, $\mathrm{IDRVA}=0.5 \mathrm{~mA}$ to 5 mA |  | -1.2 | -2.2 | \% |
| OUTA Shunt Trip Level |  | Rising edge | 25 | 26 | 27 | V |
| FBA Leakage Current |  | $V_{\text {FBA }}=1.035 \mathrm{~V}$ | -0.1 |  | +0.1 | $\mu \mathrm{A}$ |
| Secondary Feedback Regulation Threshold |  | Vorva - Vouta |  | 0 |  | V |
| DL5 Pulse Width |  |  |  | $\begin{gathered} \text { 1/ } \\ 3 f o s c \end{gathered}$ |  | $\mu \mathrm{s}$ |
| OUTA Leakage Current | IOUTA | $V_{\text {DRVA }}=\mathrm{V}_{\text {OUTA }}=25 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| REFERENCE (REF) |  |  |  |  |  |  |
| Reference Voltage | VREF | LDO5 in regulation, ${ }^{\text {IREF }}=0$ | 1.985 | 2.00 | 2.015 | V |
| Reference Load-Regulation Error | $\Delta V_{\text {REF }}$ | $I_{\text {REF }}=-5 \mu \mathrm{~A}$ to $+50 \mu \mathrm{~A}$ | -10 |  | +10 | mV |
| REF Lockout Voltage | $\mathrm{V}_{\text {REF }}$ (UVLO) | Rising edge |  | 1.8 |  | V |
| FAULT DETECTION |  |  |  |  |  |  |
| Output Overvoltage Trip Threshold (MAX8744A Only) |  | With respect to error-comparator threshold | 8 | 11 | 14 | \% |
| Output Overvoltage Fault Propagation Delay (MAX8744A Only) | tovp | 50 mV overdrive |  | 10 |  | $\mu \mathrm{s}$ |

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $\mathrm{VIN}=12 \mathrm{~V}$, both SMPS enabled, $\mathrm{FSEL}=\mathrm{REF}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{ILIM}=\mathrm{LDO5}, \mathrm{FBA}=\mathrm{LDO5}, I_{R E F}=I_{\text {LDO5 }}=I_{\text {OUTA }}=$ no load, $\mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+85^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, both SMPS enabled, $\mathrm{FSEL}=\mathrm{REF}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{ILIM}=\mathrm{LDO5}, \mathrm{FBA}=\mathrm{LDO5}, \mathrm{I}_{\mathrm{REF}}=\mathrm{I}_{\mathrm{LDO5}}=\mathrm{I}_{\mathrm{OUTA}}=$ no load, $\mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5 ^ { \circ }} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tri-Level Input Logic |  | $\overline{\text { SKIP, FSEL }}$ | High | $\begin{aligned} & \text { VLDO5 } \\ & -0.4 \end{aligned}$ |  |  | V |
|  |  |  | REF | 1.65 |  | 2.35 |  |
|  |  |  | GND |  |  | 0.5 |  |
| Input Leakage Current |  | $\overline{\text { SKIP, FSEL forced to GND or LDO5 }}$ |  | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  | SHDN forced to GND or 26V |  | -1 |  | +1 |  |

## ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, VIN $=12 \mathrm{~V}$, both SMPS enabled, $\mathrm{FSEL}=\mathrm{REF}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{ILIM}=\mathrm{LDO5}, \mathrm{FBA}=\mathrm{LDO5}, \operatorname{IREF}=\mathrm{I}_{\mathrm{LDO}}=\mathrm{I}_{\mathrm{I}}$ OUTA $=$ no load, $\mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLIES (Note 1) |  |  |  |  |  |
| VIN Input Voltage Range | VIN | LDO5 in regulation | 5.4 | 26.0 | V |
|  |  | IN = LDO5, $\mathrm{V}_{\text {CSL5 }}<4.4 \mathrm{~V}$ | 4.5 | 5.5 |  |
| VIN Operating Supply Current | IIN | LDO5 switched over to CSL5, either SMPS on |  | 40 | $\mu \mathrm{A}$ |
| VIN Standby Supply Current | IIN(STBY) | VIN $=6 \mathrm{~V}$ to 26 V , both SMPS off, includes ISHDN |  | 120 | $\mu \mathrm{A}$ |
| VIN Shutdown Supply Current | $\operatorname{IIN(SHDN})$ | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}$ to 26 V |  | 20 | $\mu \mathrm{A}$ |
| Quiescent Power Consumption | $\mathrm{PQ}^{\text {a }}$ | ```Both SMPS on, FB3 = FB5 = LDO5; \overline{SKIP =} GND, VCSL3 = 3.5V, VCSL5 = 5.3V, VOUTA = 15V, PIN + PCSL3 + PCSL5 + Pouta``` |  | 4.5 | mW |
| MAIN SMPS CONTROLLERS |  |  |  |  |  |
| 3.3V Output Voltage in Fixed Mode | Vout3 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V} \text { to } 26 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{FB} 3=\mathrm{LDO} 5, \\ & 0<\mathrm{V}_{\mathrm{CSH}}-\mathrm{V}_{\mathrm{CSL}}<50 \mathrm{mV}(\text { Note } 2) \end{aligned}$ | 3.255 | 3.375 | V |
| 5V Output Voltage in Fixed Mode | Vout5 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V} \text { to } 26 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{FB} 5=\mathrm{LDO} 5, \\ & 0<\mathrm{V}_{\mathrm{CSH}}-\mathrm{V}_{\text {CSL5 }}<50 \mathrm{mV}(\text { Note } 2) \end{aligned}$ | 4.925 | 5.105 | V |
| Feedback Voltage in Adjustable Mode | $\mathrm{V}_{\text {FB_ }}$ | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}$ to 26 V , FB3 or FB5 duty factor $=20 \%$ to $80 \%$ (Note 2) | 1.974 | 2.046 | V |
| Output Voltage Adjust Range |  | Either SMPS | 2.0 | 5.5 | V |
| FB3, FB5 Dual Mode Threshold |  |  | 3 V | $\begin{gathered} \text { VLDO5 }- \\ 0.4 \end{gathered}$ | V |
| Operating Frequency (Note 1) | fosc | FSEL = GND | 170 | 230 | kHz |
|  |  | FSEL = REF | 270 | 330 |  |
|  |  | FSEL = LDO5 | 425 | 575 |  |
| Maximum Duty Factor | Dmax |  | 97 |  | \% |

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure $1, \mathrm{~V}_{I N}=12 \mathrm{~V}$, both SMPS enabled, $\mathrm{FSEL}=\mathrm{REF}, \overline{\mathrm{SKIP}}=\mathrm{GND}$, ILIM $=\mathrm{LDO5}, \mathrm{FBA}=\mathrm{LDO}, \mathrm{I}_{\text {REF }}=\mathrm{I}_{\text {LDO5 }}=\mathrm{I}_{\mathrm{IOUTA}}=$ no load, $\mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT LIMIT |  |  |  |  |  |  |
| ILIM Adjustment Range |  |  |  | 0.5 | VREF | V |
| Current-Limit Threshold (Fixed) | VLIMIT | VCSH_ - VCSL_, ILIM = LDO5 |  | 44 | 56 | mV |
| Current-Limit Threshold (Adjustable) | VLimit | $\mathrm{V}_{\text {CSH_ }}$ - VCSL_ | $\mathrm{V}_{\text {ILIM }}=2.00 \mathrm{~V}$ | 185 | 215 | mV |
|  |  |  | VILIM $=1.00 \mathrm{~V}$ | 93 | 107 |  |
| INTERNAL FIXED LINEAR REGULATORS |  |  |  |  |  |  |
| LDO5 Output Voltage | VLDO5 | ON5 = GND, 6V < VIN < 26V, |  | 4.85 | 5.10 | V |
| LDO5 Undervoltage-Lockout Fault Threshold |  | Rising edge, hysteresis = 1\% (typ) |  | 3.7 | 4.1 | V |
| LDO5 Bootstrap Switch |  | Rising edge of CSL5, hysteresis $=1 \%$ (typ) |  | 4.30 | 4.75 | V |
| Short-Circuit Current |  | LDO5 = GND, ON5 = GND |  |  | 450 | mA |
| Short-Circuit Current (Switched over to CSL5) |  | LDO5 = GND, VCSL5 > 4.7V |  | 200 |  | mA |
| AUXILIARY LINEAR REGULATOR |  |  |  |  |  |  |
| DRVA Voltage Range | VDRVA |  |  | 0.5 | 26.0 | V |
| DRVA Drive Current |  | $\mathrm{V}_{\text {FBA }}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {DRVA }}=5 \mathrm{~V}$ |  |  | 0.4 | mA |
|  |  | $\mathrm{V}_{\text {FBA }}=0.965 \mathrm{~V}, \mathrm{~V}_{\text {DRVA }}=5 \mathrm{~V}$ |  | 10 |  | mA |
| FBA Regulation Threshold | $V_{\text {FBA }}$ | $\mathrm{V}_{\text {DRVA }}=5 \mathrm{~V}$, IDRVA $=1 \mathrm{~mA}$ ( sink) |  | 0.98 | 1.02 | V |
| OUTA Shunt Trip Level |  |  |  | 25 | 27 | V |
| REFERENCE (REF) |  |  |  |  |  |  |
| Reference Voltage | $V_{\text {REF }}$ | LDO5 in regula | $E F=0$ | 1.980 | 2.020 | V |

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

## ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VIN = 12V, both SMPS enabled, FSEL = REF, $\overline{\text { SKIP }}=\mathrm{GND}, \mathrm{ILIM}=\mathrm{LDO5}$, FBA $=$ LDO5, IREF $=I_{\text {LDO5 }}=I_{\text {IOUTA }}=$ no load, $\mathbf{T}_{\mathbf{A}}=-\mathbf{4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAULT DETECTION |  |  |  |  |  |  |  |
| Output Overvoltage Trip Threshold (MAX8744A Only) |  | With respect to error comparator threshold |  | 8 |  | 14 | \% |
| Output Undervoltage Protection |  | With respect to error comparator threshold |  | 65 |  | 75 | \% |
| PGOOD_Lower Trip Threshold |  | With respect to error comparator threshold, hysteresis $=1 \%$ |  | -12 |  | -8 | \% |
| PGOOD_ Output Low Voltage |  | ISINK $=1 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| GATE DRIVERS |  |  |  |  |  |  |  |
| DH_ Gate-Driver On-Resistance | RDH | BST_ - LX_ forced to 5V |  |  |  | 5 | $\Omega$ |
| DL_ Gate-Driver On-Resistance | RDL | DL_, high state |  |  |  | 5 | $\Omega$ |
|  |  | DL_, low state |  |  |  | 3 |  |
| INPUTS AND OUTPUTS |  |  |  |  |  |  |  |
| $\overline{\text { SHDN }}$ Input Trip Level |  | Rising trip level |  | 1.0 |  | 2.3 | V |
|  |  | Falling trip level |  | 0.96 |  | 1.04 |  |
| ONA Logic Input Voltage |  | Hysteresis $=600 \mathrm{mV}$ | High | 2.4 |  |  | V |
|  |  |  | Low |  |  | 0.8 |  |
| ON3, ON5 Input Voltage |  | SMPS off level/clear fault level |  |  |  | 0.8 | V |
|  |  | Delay start level |  | 1.9 |  | 2.1 |  |
|  |  | SMPS on level |  | 2.4 |  |  |  |
| Tri-Level Input Logic |  | $\overline{\text { SKIP, FSEL }}$ | High | VLDO5 |  |  | V |
|  |  |  | REF | 1.65 |  | 2.35 |  |
|  |  |  | GND |  |  | 0.5 |  |

Note 1: The MAX8744A/MAX8745A cannot operate over all combinations of frequency, input voltage (VIN), and output voltage. For large input-to-output differentials and high switching-frequency settings, the required on-time may be too short to maintain the regulation specifications. Under these conditions, a lower operating frequency must be selected. The minimum on-time must be greater than 150ns, regardless of the selected switching frequency. On-time and off-time specifications are measured from $50 \%$ point to $50 \%$ point at the $D_{H}$ pin with LX_ $=$ GND, VBST_ $=5 \mathrm{~V}$, and a 250 pF capacitor connected from DH_ to LX_. Actual in-circuit times may differ due to MOSFET switching speeds.
Note 2: When the inductor is in continuous conduction, the output voltage has a DC-regulation level lower than the error-comparator threshold by $50 \%$ of the ripple. In discontinuous conduction ( $\overline{\mathrm{SKIP}}=$ GND, light load), the output voltage has a DC regulation level higher than the trip level by approximately $1.1 \%$ due to slope compensation.
Note 3: Specifications from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.

# High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers 

Typical Operating Characteristics

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{FSEL}=$ REF, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



OUTPUT VOLTAGE DEVIATION vs. INPUT VOLTAGE


5V OUTPUT EFFICIENCY
vs. LOAD CURRENT

3.3V OUTPUT EFFICIENCY
vs. LOAD CURRENT


NO-LOAD INPUT SUPPLY CURRENT vs. INPUT VOLTAGE


5V OUTPUT VOLTAGE
vs. LOAD CURRENT

3.3V OUTPUT VOLTAGE vs. LOAD CURRENT


STANDBY AND SHUTDOWN INPUT CURRENT vs. INPUT VOLTAGE


## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

Typical Operating Characteristics (continued)
(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{FSEL}=$ REF, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)






## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

Typical Operating Characteristics (continued)
(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{FSEL}=$ REF, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)




## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

Typical Operating Characteristics (continued)
(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{FSEL}=$ REF, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


A. LD05 OUTPUT, $50 \mathrm{mV} / \mathrm{div}$
B. LOAD CURRENT, $50 \mathrm{~mA} / \mathrm{div}$


# High－Efficiency，Quad－Output，Main Power－ Supply Controllers for Notebook Computers 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | ONA | Auxiliary LDO Enable Input．When ONA is pulled low，OUTA is high impedance and the secondary feedback control is disabled．When ONA is driven high，the controller enables the auxiliary LDO． |
| 2 | DRVA | Auxiliary LDO Transistor Base Driver．Connect DRVA to the base of a pnp power transistor．Add a $680 \Omega$ pullup resistor between the base and emitter． |
| 3 | ILIM | Peak Current－Limit Threshold Adjustment．The current－limit threshold defaults to 50 mV if ILIM is pulled up to LDO5．In adjustable mode，the current－limit threshold across CSH＿and CSL＿is precisely $1 / 10$ the voltage seen at ILIM over a 0.5 V to 2.0 V range．The logic threshold for switchover to the 50 mV default value is approximately VLDO5－1V． |
| 4 | $\overline{\text { SHDN }}$ | Shutdown Control Input．The device enters its $8 \mu \mathrm{~A}$ supply－current shutdown mode if $\mathrm{V} \overline{\mathrm{SHDN}}$ is less than the $\overline{\text { SHDN }}$ input falling edge trip level and does not restart until $V \overline{\text { SHDN }}$ is greater than the $\overline{\text { SHDN }}$ input rising－edge trip level．Connect $\overline{\text { SHDN }}$ to $V_{I N}$ for automatic startup．$\overline{\text { SHDN }}$ can be connected to VIN through a resistive voltage－divider to implement a programmable undervoltage lockout． |
| 5 | ON3 | 3．3V SMPS Enable Input．Driving ON3 high enables the 3．3V SMPS，while pulling ON3 low disables the 3．3V SMPS．If ON3 is connected to REF，the 3．3V SMPS starts after the 5V SMPS reaches regulation（delayed start）．Drive ON3 below the clear fault level to reset the fault latch． |
| 6 | ON5 | 5V SMPS Enable Input．Driving ON5 high enables the 5V SMPS，while pulling ON5 low disables the 5 V SMPS．If ON5 is connected to REF，the 5V SMPS starts after the 3．3V SMPS reaches regulation （delayed start）．Drive ON5 below the clear fault level to reset the fault latch． |
| 7 | REF | 2．0V Reference Voltage Output．Bypass REF to analog ground with a $0.1 \mu \mathrm{~F}$ or greater ceramic capacitor．The reference sources up to $50 \mu \mathrm{~A}$ for external loads．Loading REF degrades output－ voltage accuracy according to the REF load－regulation error．The reference shuts down when the system pulls SHDN low． |
| 8 | GND | Analog Ground．Connect the exposed backside pad to GND． |
| 9 | FSEL | Frequency Select Input．This three－level logic input sets the controllers＇switching frequency．Connect to LDO5，REF，or GND to select the following typical switching frequencies： $\text { LDO5 }=500 \mathrm{kHz}, \mathrm{REF}=300 \mathrm{kHz}, \mathrm{GND}=200 \mathrm{kHz} .$ |
| 10 | $\overline{\text { SKIP }}$ | Pulse－Skipping Control Input．Connect to LDO5 for low－noise，forced－PWM operation．Connect to REF for automatic，low－noise，pulse－skipping operation at light loads．Connect to GND for automatic，high－ efficiency，pulse－skipping operation at light loads． |
| 11 | FB5 | Feedback Input for the 5V SMPS．Connect to LDO5 for the preset 5V output．In adjustable mode，FB5 regulates to 2 V ． |
| 12 | CSH5 | Positive Current－Sense Input for the 5V SMPS．Connect to the positive terminal of the current－sense element．Figure 7 describes two different current－sensing options－using accurate sense resistors or lossless inductor DCR sensing． |
| 13 | CSL5 | Output－Sense and Negative Current－Sense Input for the 5V SMPS．When using the internal preset 5 V feedback－divider（FB5＝LDO5），the controller uses CSL5 to sense the output voltage．Connect to the negative terminal of the current－sense element．CSL5 also serves as the bootstrap input for LDO5． |
| 14 | PGOOD5 | Open－Drain，Power－Good Output for the 5V SMPS．PGOOD5 is pulled low if CSL5 drops more than $10 \%$（typ）below the normal regulation point．PGOOD5 is held low during soft－start and shutdown． PGOOD5 becomes high impedance when CSL5 is in regulation． |

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 15 | BST5 | Boost Flying Capacitor Connection for the 5V SMPS. The MAX8744A/MAX8745A include an internal boost switch connected between LDO5 and BST5. Connect to an external capacitor as shown in Figure 1. |
| 16 | DH5 | High-Side Gate-Driver Output for the 5V SMPS. DH5 swings from LX5 to BST5. |
| 17 | LX5 | Inductor Connection for the 5V SMPS. Connect LX5 to the switched side of the inductor. LX5 serves as the lower supply rail for the DH5 high-side gate driver. |
| 18 | DL5 | Low-Side Gate-Driver Output for the 5V SMPS. DL5 swings from PGND to LDO5. |
| 19 | PGND | Power Ground |
| 20 | LDO5 | 5V Internal Linear-Regulator Output. Bypass with $4.7 \mu \mathrm{~F}$ minimum ( $1 \mu \mathrm{~F} / 25 \mathrm{~mA}$ ). Provides at least 100mA for the DL_ low-side gate drivers, the DH_ high-side drivers through the BST switches, the PWM controller, logic, reference, and external loads. If CSL5 is greater than 4.5 V and soft-start is complete, the linear regulator shuts down, and LDO5 connects to CSL5 through a $1 \Omega$ switch rated for loads up to 200 mA . |
| 21 | IN | Input of the Startup Circuitry and the LDO5 Internal 5V Linear Regulator. Bypass to PGND with a $0.22 \mu \mathrm{~F}$ or greater ceramic capacitor close to the IC. |
| 22 | PGOODA | Open-Drain, Power-Good Output for the Auxiliary LDO. PGOODA is pulled low if FBA drops more than $10 \%$ (typ) below the normal regulation point, and when the auxiliary LDO is shut down. PGOODA becomes high impedance when FBA is in regulation. |
| 23 | DL3 | Low-Side Gate-Driver Output for the 3.3V SMPS. DL3 swings from PGND to LDO5. |
| 24 | LX3 | Inductor Connection for the 3.3V SMPS. Connect LX3 to the switched side of the inductor. LX3 serves as the lower supply rail for the DH3 high-side gate driver. |
| 25 | DH3 | High-Side Gate-Driver Output for the 3.3V SMPS. DH3 swings from LX3 to BST3. |
| 26 | BST3 | Boost Flying Capacitor Connection for the 3.3V SMPS. The MAX8744A/MAX8745A include an internal boost switch connected between LDO5 and BST3. Connect to an external capacitor as shown in Figure 1. |
| 27 | PGOOD3 | Open-Drain, Power-Good Output for the 3.3V SMPS. PGOOD3 is pulled low if CSL3 drops more than $10 \%$ (typ) below the normal regulation point. PGOOD3 is held low during soft-start and shutdown. PGOOD3 becomes high impedance when CSL3 is in regulation. |
| 28 | CSL3 | Output Sense and Negative Current Sense for the 3.3V SMPS. When using the internal preset 3.3V feedback divider (FB3 = LDO5), the controller uses CSL3 to sense the output voltage. Connect to the negative terminal of the current-sense element. |
| 29 | CSH3 | Positive Current-Sense Input for the 3.3V SMPS. Connect to the positive terminal of the current-sense element. Figure 7 describes two different current-sensing options-using accurate sense resistors or lossless inductor DCR sensing. |
| 30 | FB3 | Feedback Input for the 3.3V SMPS. Connect to LDO5 for fixed 3.3V output. In adjustable mode, FB3 regulates to 2V. |
| 31 | FBA | Auxiliary LDO Feedback Input. Connect a resistive voltage-divider from OUTA to analog ground to adjust the auxiliary linear-regulator output voltage. FBA regulates at 1V. |

# High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers 

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 32 | OUTA | Adjustable Auxiliary Linear-Regulator Output. Bypass OUTA to GND with 1 $\mu \mathrm{F}$ or greater capacitor <br> $(1 \mu \mathrm{~F} / 25 \mathrm{~mA})$. When DRVA < OUTA, the secondary feedback control triggers the DL5 for 1 $\mu \mathrm{s}$ forcing <br> the controller to recharge the auxiliary storage capacitor. When DRVA exceeds 25V, the <br> MAX8744A/MAX8745A enable a 10mA shunt on OUTA, preventing the storage capacitor from rising <br> to unsafe levels due to the transformer's leakage inductance. Pulling ONA high enables the linear- <br> regulator driver and the secondary feedback control. |
| EP | EP | Exposed Pad. Connect the exposed backside pad to analog ground. |

Table 1. Component Selection for Standard Applications

| COMPONENT | 300kHz <br> 5V AT 5A <br> 3.3V AT 5A | 500 kHz <br> 5V AT 3A <br> 3.3V AT 5A |
| :---: | :---: | :---: |
| INPUT VOLTAGE | VIN $=7 \mathrm{~V}$ TO 24V | VIN = 7V TO 24V |
| CIN_, Input Capacitor | (3) $10 \mu \mathrm{~F}, 25 \mathrm{~V}$ <br> Taiyo Yuden TMK432BJ106KM | (3) $10 \mu \mathrm{~F}, 25 \mathrm{~V}$ <br> Taiyo Yuden TMK432BJ106KM |
| 5V OUTPUT |  |  |
| Cout5, Output Capacitor | $2 \times 100 \mu \mathrm{~F}, 6 \mathrm{~V}, 35 \mathrm{~m} \Omega$ SANYO 6TPE100MAZB | $2 \times 100 \mu \mathrm{~F}, 6 \mathrm{~V}, 35 \mathrm{~m} \Omega$ SANYO 6TPE100MAZB |
| L5/T5 Inductor/Transformer | $6.8 \mu \mathrm{H}, 6.4 \mathrm{~A}, 18 \mathrm{~m} \Omega$ (max) 1:2 Sumida 4749-T132 | - |
| Nh5 High-Side MOSFET | Fairchild Semiconductor FDS6612A <br> International Rectifier IRF7807V | Fairchild Semiconductor FDS6612A International Rectifier IRF7807V |
| NL5 Low-Side MOSFET | Fairchild Semiconductor FDS6670S <br> International Rectifier IRF7807VD1 | Fairchild Semiconductor FDS6670S International Rectifier IRF7807VD1 |
| 3V OUTPUT |  |  |
| Cout3, Output Capacitor | $2 \times 150 \mu \mathrm{~F}, 4 \mathrm{~V}, 35 \mathrm{~m} \Omega$ <br> SANYO 4TPE150MAZB | $2 \times 100 \mu \mathrm{~F}, 6 \mathrm{~V}, 35 \mathrm{~m} \Omega$ <br> SANYO 6TPE100MAZB |
| L3, Inductor | $5.8 \mu \mathrm{H}, 8.6 \mathrm{~A}, 16.2 \mathrm{~m} \Omega$ Sumida CDRH127/LD-5R8NC | $3.9 \mu \mathrm{H}, 6.5 \mathrm{~A}, 15 \mathrm{~m} \Omega$ <br> Sumida CDRH124-3R9NC |
| Nнз High-Side MOSFET | Fairchild Semiconductor FDS6612A <br> International Rectifier IRF7807V | Fairchild Semiconductor FDS6612A International Rectifier IRF7807V |
| NL3 Low-Side MOSFET | Fairchild Semiconductor FDS6670S <br> International Rectifier IRF7807VD1 | Fairchild Semiconductor FDS6670S International Rectifier IRF7807VD1 |

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers



Figure 1. Standard Application Circuit

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

Table 2. Component Suppliers

| SUPPLIER | WEBSITE |
| :--- | :--- |
| AVX | www.avx.com |
| Central Semiconductor | www.centralsemi.com |
| Fairchild | www.fairchildsemi.com |
| International Rectifier | www.irf.com |
| KEMET | www.kemet.com |
| NEC/Tokin | www.nec-tokin.com |
| Panasonic | www.panasonic.com/industrial |
| Philips | www.philips.com |
| Pulse | www.pulseeng.com |
| Renesas | www.edc.sanyo.com |
| SANYO | www.sumida.com |
| Sumida | www.t-yuden.com |
| Taiyo Yuden | www.component.tdk.com |
| TDK | www.tokoam.com |
| TOKO | www.vishay.com |
| Vishay (Dale, Siliconix) |  |

## Detailed Description

The MAX8744A/MAX8745A standard application circuit (Figure 1) generates the $5 \mathrm{~V} / 5 \mathrm{~A}$ and $3.3 \mathrm{~V} / 5 \mathrm{~A}$ typical of the main supplies in a notebook computer. The input supply range is 7 V to 24 V . See Table 1 for component selections, while Table 2 lists the component manufacturers.
The MAX8744A/MAX8745A contain two interleaved, fixed-frequency, step-down controllers designed for lowvoltage power supplies. The optimal interleaved architecture guarantees out-of-phase operation, reducing the input capacitor ripple. One internal LDO generates the keep-alive 5V power. The MAX8744A/MAX8745A have an auxiliary LDO with an adjustable output for generating either the 3.3 V keep-alive supply or regulating the low-power 12 V system supply.

## Fixed 5V Linear Regulator (LDO5)

An internal linear regulator produces a preset 5 V lowcurrent output. LDO5 powers the gate drivers for the external MOSFETs, and provides the bias supply required for the SMPS analog controller, reference, and logic blocks. LDO5 supplies at least 100 mA for external and internal loads, including the MOSFET gate drive, which typically varies from 5 mA to 50 mA , depending on the switching frequency and external MOSFETs selected. Bypass LDO5 with a $4.7 \mu \mathrm{~F}$ or greater ceramic capacitor ( $1 \mu \mathrm{~F}$ per 25 mA of load) to guarantee stability under the full-load conditions.

The MAX8744A/MAX8745A switch-mode power supplies (SMPS) require a 5 V bias supply in addition to the highpower input supply (battery or AC adapter). This 5V bias supply is generated by the controller's internal 5 V linear regulator (LDO5). This bootstrapped LDO allows the controller to power up independently. The gate-driver input supply is connected to the fixed 5 V linear-regulator output (LDO5). Therefore, the 5V LDO supply must provide LDO5 (PWM controller) and the gate-drive power, so the maximum supply current required is:

$$
\begin{aligned}
I_{\text {BIAS }} & =I C C+\text { fSW }\left(\mathrm{QGG}^{(L O W)}+\mathrm{QG}(\mathrm{HIGH})\right) \\
& =5 \mathrm{~mA} \text { to } 50 \mathrm{~mA})
\end{aligned}
$$

where ICC is 0.7 mA (typ), fsw is the switching frequency, and $Q_{G}\left(\right.$ LOW ) and $Q_{G(H I G H)}$ are the MOSFET data sheet's total gate-charge specification limits at $\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}$.

SMPS to LDO Bootstrap Switchover When the 5 V main output voltage is above the LDO5 bootstrap-switchover threshold and has completed soft-start, an internal $1 \Omega$ (typ) p-channel MOSFET shorts CSL5 to LDO5, while simultaneously shutting down the LDO5 linear regulator. This bootstraps the device, powering the internal circuitry and external loads from the 5V SMPS output (CSL5), rather than through the linear regulator from the battery. Bootstrapping reduces power dissipation due to gate charge and quiescent losses by providing power from a $90 \%$-efficient switch-mode source, rather than from a much-less-efficient linear regulator. The current capability increases from 100mA to 200mA when the LDO5 output is switched over to CSL5. When ON5 is pulled low, the controller immediately disables the bootstrap switch and reenables the 5V LDO.

Reference (REF)
The 2 V reference is accurate to $\pm 1 \%$ over temperature and load, making REF useful as a precision system reference. Bypass REF to GND with a $0.1 \mu \mathrm{~F}$ or greater ceramic capacitor. The reference sources up to $50 \mu \mathrm{~A}$ and sinks $5 \mu \mathrm{~A}$ to support external loads. If highly accurate specifications are required for the main SMPS output voltages, the reference should not be loaded. Loading the reference reduces the LDO5, CSL5 (OUT5), CSL3 (OUT3), and OUTA output voltages slightly because of the reference load-regulation error.

## System Enable/Shutdown (SHDN)

Drive $\overline{\text { SHDN }}$ below the precise $\overline{\text { SHDN }}$ input falling-edge trip level to place the MAX8744A/MAX8745A in its lowpower shutdown state. The controller consumes only $8 \mu \mathrm{~A}$ of quiescent current while in shutdown mode. When shutdown mode activates, the reference turns off after the controller completes the shutdown sequence

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

making the threshold to exit shutdown less accurate. To guarantee startup, drive $\overline{\text { SHDN }}$ above 2 V (SHDN input rising-edge trip level). For automatic shutdown and startup, connect $\overline{\text { SHDN to }}$ VIN. The accurate 1V fallingedge threshold on SHDN can be used to detect a specific input voltage level and shut the device down. Once in shutdown, the 1.6 V rising-edge threshold activates, providing sufficient hysteresis for most applications.

SMPS POR, UVLO, and Soft-Start
Power-on reset (POR) occurs when LDO5 rises above approximately 1 V , resetting the undervoltage, overvoltage, and thermal-shutdown fault latches. The POR circuit also ensures that the low-side drivers are pulled high until the SMPS controllers are activated. Figure 2 is the MAX8744A/MAX8745A block diagram


Figure 2. Block Diagram

# High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers 

Table 3. Operating Mode Truth Table

| MODE | INPUTS* $^{*}$ |  |  | OUTPUTS |  |  |  |
| :--- | :---: | :---: | :---: | :--- | :--- | :--- | :---: |
|  | $\overline{\text { SHDN }}$ | ON5 | ON3 | LDO5 | 5V SMPS | 3V SMPS |  |
| Shutdown Mode | Low | X | X | OFF | OFF | OFF |  |
| Standby Mode | High | Low | Low | ON | OFF | OFF |  |
| Normal Operation | High | High | High | ON | ON | ON |  |
| 3.3V SMPS Active | High | Low | High | ON | OFF |  |  |
| 5V SMPS Active | High | High | Low | OFF <br> LDO5 to CSL5 bypass <br> switch enabled | ON |  |  |
| Normal Operation <br> (Delayed 5V SMPS <br> Startup) | High | Ref | High | OFF <br> LDO5 to CSL5 bypass <br> switch enabled | ON <br> Power-up after 3.3V <br> SMPS is in regulation | ON |  |
| Normal Operation <br> (Delayed 3.3V SMPS <br> Startup) | High | High | Ref | OFF <br> LDO5 to CSL5 bypass <br> switch enabled | ON | ON <br> Power-up after 5V <br> SMPS is in regulation |  |

* $\overline{S H D N}$ is an accurate, low-voltage logic input with 1 V falling-edge threshold voltage and 1.6 V rising-edge threshold voltage. ON3 and ON5 are tri-level CMOS logic inputs, a logic-low voltage is less than 0.8 V , a logic-high voltage is greater than 2.4 V , and the mid-dle-logic level is between 1.7 V and 2.3 V (see the Electrical Characteristics table).

The LDO5 input undervoltage-lockout (UVLO) circuitry inhibits switching if the 5 V bias supply (LDO5) is below its $4 V$ UVLO threshold. Once the 5 V bias supply (LDO5) rises above this input UVLO threshold and the SMPS controllers are enabled (ON_ driven high), the SMPS controllers start switching, and the output voltages begin to ramp up using soft-start. If the LDO5 voltage drops below the UVLO threshold, the controller stops switching and pulls the low-side gate drivers low until the LDO5 voltage recovers or drops below the POR threshold.
The internal soft-start gradually increases the feedback voltage with a $1 \mathrm{~V} / \mathrm{ms}$ slew rate. Therefore, the outputs reach their nominal regulation voltage 2 ms after the SMPS controllers are enabled (see the Soft-Start Waveform in the Typical Operating Characteristics). This gradual slew rate effectively reduces the input surge current by minimizing the current required to charge the output capacitors (IOUT $=$ ILOAD + Cout $x$ VOUT(NOM)/tsLEW).

## SMPS Enable Controls (ON3, ON5)

ON3 and ON5 control SMPS power-up sequencing. ON3 or ON5 rising above 2.4 V enables the respective outputs. ON3 or ON5 falling below 1.6 V disables the respective outputs. Driving ON_ below 0.8 V clears the overvoltage, undervoltage, and thermal fault latches.

SMPS Power-Up Sequencing Connecting ON3 or ON5 to REF forces the respective outputs off while the other output is below regulation and starts after that output regulates. The second SMPS remains on until the first SMPS turns off, the device shuts down, a fault occurs, or LDO5 goes into UVLO. Both supplies begin their power-down sequence immediately when the first supply turns off.

## Output Discharge (Soft-Shutdown)

When the switching regulators are disabled-when ON or $\overline{\mathrm{SHDN}}$ is pulled low, or when an output undervoltage fault occurs-the internal soft-shutdown gradually decreases the feedback voltage with a $0.5 \mathrm{~V} / \mathrm{ms}$ slew rate. Therefore, the regulation voltage drops to 0 V within 4 ms after the SMPS controllers are disabled (see the SMPS Shutdown Waveform in the Typical Operating Characteristics). This slowly discharges the output capacitance, eliminating the negative output voltages caused by quickly discharging the output through the inductor and low-side MOSFET. When an SMPS target voltage discharges to 0.1 V , its low-side driver (DL_) is forced high, clamping the respective SMPS output to GND. The reference remains active to provide an accurate threshold and to provide overvoltage protection. Both SMPS controllers contain separate soft-shutdown circuits.

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers



Figure 3. PWM Controller Functional Diagram

## Fixed-Frequency, Current-Mode PWM Controller

The heart of each current-mode PWM controller is a multi-input, open-loop comparator that sums two signals: the output-voltage error signal with respect to the
reference voltage and the slope-compensation ramp (Figure 3). The MAX8744A/MAX8745A use a directsumming configuration, approaching ideal cycle-tocycle control over the output voltage without a traditional error amplifier and the phase shift associated with it.

# High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers 

## Table 4. FSEL Configuration Table

| FSEL | SWITCHING FREQUENCY (kHz) |
| :---: | :---: |
| LDO5 | 500 |
| REF | 300 |
| GND | 200 |

Frequency Selection (FSEL)
The FSEL input selects the PWM mode switching frequency. Table 4 shows the switching frequency based on FSEL connection. High-frequency ( 500 kHz ) operation optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This may be acceptable in ultraportable devices where the load currents are lower. Low-frequency (200kHz) operation offers the best overall efficiency at the expense of component size and board space.

## Forced-PWM Mode

The low-noise forced-PWM mode (SKIP $=$ LDO5) disables the zero-crossing comparator, which controls the low-side switch on-time. This forces the low-side gatedrive waveform to be constantly the complement of the high-side gate-drive waveform, so the inductor current reverses at light loads while DH_ maintains a duty factor of Vout $\mathrm{VIN}_{\text {IN }}$. The benefit of forced-PWM mode is to keep the switching frequency fairly constant. However, forcedPWM operation comes at a cost: the no-load 5 V supply current remains between 20 mA to 50 mA , depending on the external MOSFETs and switching frequency.
Forced-PWM mode is most useful for avoiding audiofrequency noise and improving load-transient response. Since forced-PWM operation disables the zero-crossing comparator, the inductor current reverses under light loads.

## Light-Load Operation Control (SKIP)

The MAX8744A/MAX8745A include a light-load operating mode control input (SKIP) used to enable or disable the zero-crossing comparator for both switching regulators. When the zero-crossing comparator is enabled, the regulator forces DL_ low when the cur-rent-sense inputs detect zero inductor current. This keeps the inductor from discharging the output capacitors and forces the regulator to skip pulses under lightload conditions to avoid overcharging the output. When the zero-crossing comparator is disabled, the regulator is forced to maintain PWM operation under light-load conditions (forced PWM).

## Idle Mode Current-Sense Threshold

When pulse-skipping mode is enabled, the on-time of the step-down controller terminates when the output voltage exceeds the feedback threshold and when the current-
sense voltage exceeds the idle mode current-sense threshold. Under light-load conditions, the on-time duration depends solely on the idle mode current-sense threshold, which is $20 \%$ (SKIP $=$ GND) of the full-load current-limit threshold set by ILIM, or the low-noise cur-rent-sense threshold, which is $10 \%(\overline{\text { SKIP }}=$ REF) of the full-load current-limit threshold set by ILIM. This forces the controller to source a minimum amount of power with each cycle. To avoid overcharging the output, another on-time cannot begin until the output voltage drops below the feedback threshold. Since the zero-crossing comparator prevents the switching regulator from sinking current, the controller must skip pulses. Therefore, the controller regulates the valley of the output ripple under light-load conditions.

## Automatic Pulse-Skipping Crossover

 In skip mode, an inherent automatic switchover to PFM takes place at light loads (Figure 4). This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. The zero-crossing comparator senses the inductor current across CSH_ to CSL_. Once VCSH_ - VcsL_ drops below the 3 mV zero-crossing, current-sense threshold, the comparator forces DL_ low (Figure 3). This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the "critical conduction" point). The load-current level at which PFM/PWM crossover occurs, ILOAD(SKIP), is given by:$$
\mathrm{I}_{\mathrm{LOAD}(S K I P)}=\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \mathrm{V}_{\text {OUT }}}{2 \mathrm{~V}_{\text {IN }} \mathrm{SOSC}^{L}}
$$



Figure 4. Pulse-Skipping/Discontinuous Crossover Point

## High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers

The switching waveforms may appear noisy and asynchronous when light loading causes pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs. light-load efficiency are made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output-voltage ripple. Penalties for using higher inductor values include larger physical size and degraded load-transient response (especially at low input-voltage levels).

## Output Voltage

DC output accuracy specifications in the Electrical Characteristics table refer to the error comparator's threshold. When the inductor continuously conducts, the MAX8744A/MAX8745A regulate the peak of the output ripple, so the actual DC output voltage is lower than the slope-compensated trip level by $50 \%$ of the output ripple voltage. For PWM operation (continuous conduction), the output voltage is accurately defined by the following equation:

$$
V_{\mathrm{OUT}(\mathrm{PWM})}=\mathrm{V}_{\mathrm{NOM}}\left(1-\frac{\mathrm{A}_{\mathrm{SLOPE}} \mathrm{~V}_{\mathrm{RIPPLE}}}{\mathrm{~V}_{\text {IN }}}\right)-\left(\frac{\mathrm{V}_{\mathrm{RIPPLE}}}{2}\right)
$$

where $\mathrm{V}_{\text {NOM }}$ is the nominal output voltage, ASLOPE equals $1.1 \%$, and VRIPPLE is the output ripple voltage (VRIPPLE $=$ ESR $\times \Delta$ IINDUCTOR, as described in the Output Capacitor Selection section).
In discontinuous conduction (IOUT < ILOAD(SKIP)), the MAX8744A/MAX8745A regulate the valley of the output ripple, so the output voltage has a DC regulation level higher than the error-comparator threshold. For PFM operation (discontinuous conduction), the output voltage is approximately defined by the following equation:

$$
V_{\text {OUT }}(\mathrm{PFM})=\mathrm{V}_{\mathrm{NOM}}+\frac{1}{2}\left(\frac{\mathrm{f}_{\mathrm{SW}}}{f_{\mathrm{OSC}}}\right) \text { IIDLEESR }
$$

where $\mathrm{V}_{\text {NOM }}$ is the nominal output voltage, fosc is the maximum switching frequency set by the internal oscillator, fSW is the actual switching frequency, and IIDLE is the idle mode inductor current when pulse skipping.
Connect FB3 and FB5 to LDO5 to enable the fixed SMPS output voltages (3.3V and 5V, respectively), set by a preset, internal resistive voltage-divider connected between the output (CSL_) and analog ground. Connect a resistive voltage-divider at FB_ between the output (CSL_) and GND to adjust the respective output voltage between 2 V and 5.5 V (Figure 5). Choose RFBLO (resistance from FB to GND) to be approximately $10 \mathrm{k} \Omega$


Figure 5. Dual Mode Feedback Decoder
and solve for RFBHI (resistance from the output to FB) using the equation:

$$
\mathrm{R}_{\mathrm{FBHI}}=\mathrm{R}_{\mathrm{FBLO}}\left(\frac{\mathrm{~V}_{\mathrm{OUT}_{-}}}{\mathrm{V}_{\mathrm{FB}_{-}}}-1\right)
$$

where $\mathrm{VFB}_{-}=2 \mathrm{~V}$ nominal.
When adjusting both output voltages, set the 3.3V SMPS lower than the 5V SMPS. LDO5 connects to the 5 V output (CSL5) through an internal switch only when CSL5 is above the LDO5 bootstrap threshold (4.5V) and the soft-start sequence for the CSL5 side has completed. Bootstrapping works most effectively when the fixed output voltages are used. Once LDO5 is bootstrapped from CSL5, the internal 5V linear regulator turns off. This reduces the internal power dissipation and improves efficiency at higher input voltages.

Current-Limit Protection (ILIM) The current-limit circuit uses differential current-sense inputs (CSH_ and CSL_) to limit the peak inductor current. If the magnitude of the current-sense signal exceeds the current-limit threshold, the PWM controller turns off the high-side MOSFET (Figure 3). The actual maximum load current is less than the peak currentlimit threshold by an amount equal to half of the inductor ripple current. Therefore, the maximum load capability is a function of the current-sense resistance, inductor value, switching frequency, and duty cycle (VOUT/VIN).

# High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers 

In forced-PWM mode, the MAX8744A/MAX8745A also implement a negative current limit to prevent excessive reverse inductor currents when VOUT is sinking current. The negative current-limit threshold is set to approximately $120 \%$ of the positive current limit and tracks the positive current limit when ILIM is adjusted.
Connect ILIM to LDO5 for the 50 mV default threshold, or adjust the current-limit threshold with an external resistor-divider at ILIM. Use a $2 \mu \mathrm{~A}$ to $20 \mu \mathrm{~A}$ divider current for accuracy and noise immunity. The current-limit threshold adjustment range is from 50 mV to 200 mV . In the adjustable mode, the current-limit threshold voltage equals precisely $1 / 10$ the voltage seen at ILIM. The logic threshold for switchover to the default value is approximately VLDO5-1V.
Carefully observe the PCB layout guidelines to ensure that noise and DC errors do not corrupt the differential current-sense signals seen by CSH_ and CSL_. Place the IC close to the sense resistor with short, direct traces, making a Kelvin-sense connection to the cur-rent-sense resistor.

MOSFET Gate Drivers (DH_, DL_) The DH_ and DL_ drivers are optimized for driving moderate-sized high-side and larger low-side power MOSFETs. This is consistent with the low duty factor seen in notebook applications, where a large VIN Vout differential exists. The high-side gate drivers ( $\mathrm{DH}_{-}$) source and sink 2A, and the low-side gate drivers (DL_) source 1.7A and sink 3.3A. This ensures robust gate drive for high-current applications. The DH_ floating high-side MOSFET drivers are powered by charge pumps at BST_ while the DL_ synchronous-rectifier drivers are powered directly by the fixed 5 V linear regulator (LDO5).
Adaptive dead-time circuits monitor the $\mathrm{DL}_{-}$and $\mathrm{DH}_{-}$ drivers and prevent either FET from turning on until the other is fully off. The adaptive driver dead-time allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. There must be a low-resistance, low-inductance path from the DL_ and DH_ drivers to the MOSFET gates for the adaptive dead-time circuits to work properly; otherwise, the sense circuitry in the MAX8744A/MAX8745A interprets the MOSFET gates as "off" while charge actually remains. Use very short, wide traces ( 50 mils to 100 mils wide if the MOSFET is 1 in from the driver).
The internal pulldown transistor that drives DL_ low is robust, with a $0.6 \Omega$ (typ) on-resistance. This helps prevent DL_ from being pulled up due to capacitive coupling from the drain to the gate of the low-side MOSFETs when the inductor node (LX_) quickly switches from ground to VIN.

Applications with high input voltages and long inductive driver traces may require additional gate-to-source capacitance to ensure fast-rising LX_ edges do not pull up the low-side MOSFETs gate, causing shoot-through currents. The capacitive coupling between LX_ and DL_ created by the MOSFET's gate-to-drain capacitance (CGD = CRSS), gate-to-source capacitance (CGS = CISS - CGD), and additional board parasitics should not exceed the following minimum threshold:

$$
\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}>\mathrm{V}_{\mathrm{IN}}\left(\frac{\mathrm{C}_{\mathrm{RSS}}}{\mathrm{C}_{I S S}}\right)
$$

Lot-to-lot variation of the threshold voltage may cause problems in marginal designs.

## Power-Good Output (PGOOD_)

PGOOD_ is the open-drain output of a comparator that continuously monitors both SMPS output voltages and the auxiliary LDO output for undervoltage conditions. PGOOD_ is actively held low in shutdown ( $\overline{\mathrm{SHDN}}=$ GND), standby (ON3 = ON5 = ONA = GND), soft-start, and soft-shutdown. Once the soft-start sequence terminates, PGOOD_ becomes high impedance as long as the outputs are above $90 \%$ of the nominal regulation voltage set by FB_. PGOOD_ goes low once the respective output drops $10 \%$ below its nominal regulation point, an SMPS output overvoltage fault occurs, or ON_ or SHDN is low. For a logic-level PGOOD_ output voltage, connect an external pullup resistor between PGOOD_ and LDO5. A $100 \mathrm{k} \Omega$ pullup resistor works well in most applications.


Figure 6. Power-Good and Fault Protection

# High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers 

## Table 5. Operating Modes Truth Table

| MODE | CONDITION | COMMENT |
| :---: | :---: | :---: |
| Power-Up | LDO5 < UVLO threshold | Transitions to discharge mode after VIN POR and after REF becomes valid. LDO5, REF remain active. DL_ is active (high). |
| Run | $\overline{\text { SHDN }}=$ high, ON3 or ON5 enabled | Normal operation. |
| Output Overvoltage (OVP) Protection (MAX8744A) | Either output > 111\% of nominal level | Exited by POR or cycling $\overline{\text { SHDN, }}$, ON3, or ON5. |
| Output Undervoltage Protection (UVP) | Either output < $70 \%$ of nominal level, UVP is enabled 6144 clock cycles (1/fosc) after the output is enabled | Exited by POR or cycling $\overline{\text { SHDN, }}$, ON3, or ON5. |
| Standby | ON5 and ON3 < startup threshold, $\overline{\text { SHDN }}=$ high | DL_ stays high. LDO5 active. |
| Shutdown | $\overline{\text { SHDN }}=$ low | All circuitry off. |
| Thermal Shutdown | $\mathrm{T}_{J}>+160^{\circ} \mathrm{C}$ | Exited by POR or cycling $\overline{\mathrm{SHDN}}, \mathrm{ON} 3$, or ON5. DL3 and DL5 go high before LDO5 turns off. They remain high as long as possible thereafter. |
| Switchover Fault | Excessive current on LDO5 switchover transistors | Exited by POR or cycling $\overline{\text { SHDN, }}$, ON3, or ON5. |

## Fault Protection Output Overvoltage Protection (OVP)MAX8744A Only

If the output voltage of either SMPS rises above $111 \%$ of its nominal regulation voltage and the OVP protection is enabled, the controller sets the fault latch, pulls PGOOD low, shuts down the SMPS controllers that tripped the fault, and immediately pulls DH_ low and forces DL_ high. This turns on the synchronous-rectifier MOSFETs with $100 \%$ duty, rapidly discharging the output capacitors and clamping both outputs to ground. However, immediately latching DL_ high typically causes slightly negative output voltages due to the energy stored in the output LC at the instant the OVP occurs. If the load cannot tolerate a negative voltage, place a power Schottky diode across the output to act as a reverse-polarity clamp. If the condition that caused the overvoltage persists (such as a shorted high-side MOSFET), the battery blows. The other output is shut down using the soft-shutdown sequence. Cycle LDO5 below 1V or toggle either ON3, ON5, or SHDN to clear the fault latch and restart the SMPS controllers.

Output UndervoItage Protection (UVP)
Each SMPS controller includes an output UVP protection circuit that begins to monitor the output 6144 clock cycles ( $1 / \mathrm{fosc}$ ) after that output is enabled ( ON _ pulled high). If either SMPS output voltage drops below $70 \%$ of its nominal regulation voltage and the UVP protection is enabled, the UVP circuit sets the fault latch, pulls PGOOD low, and shuts down both controllers using the soft-shutdown sequence. When an SMPS output voltage drops to 0.1 V , its synchronous rectifier turns on, clamping the discharged output to GND. Cycle LDO5 below 1 V or toggle either ON3, ON5, or SHDN to clear the fault latch and restart the SMPS controllers.

## Thermal-Fault Protection

The MAX8744A/MAX8745A feature a thermal fault-protection circuit. When the junction temperature rises above $+160^{\circ} \mathrm{C}$, a thermal sensor activates the fault latch, pulls PGOOD low, and shuts down both SMPS controllers using the soft-shutdown sequence. When an SMPS output voltage drops to 0.1 V , its synchronous rectifier turns on, clamping the discharged output to GND. Toggle either ON3, ON5, or SHDN to clear the fault latch and restart the controllers after the junction temperature cools by $15^{\circ} \mathrm{C}$.

# High-Efficiency, Quad-Output, Main PowerSupply Controllers for Notebook Computers 


#### Abstract

Auxiliary LDO Detailed Description The MAX8744A/MAX8745A include an auxiliary linear regulator (OUTA) that can be configured for 12 V , ideal for PCMCIA power requirements, and for biasing the gates of load switches in a portable device. OUTA can also be configured for outputs from 1 V to 23 V . The auxiliary regulator has an independent ON/OFF control, allowing it to be shut down when not needed, reducing power consumption when the system is in a low-power state. A flyback-winding control loop regulates a secondary winding output, improving cross-regulation when the primary output is lightly loaded or when there is a low inputoutput differential voltage. If VDRVA < VOUTA, the low-side switch is turned on for a time equal to $33 \%$ of the switching period. This reverses the inductor (primary) current, pulling current from the output filter capacitor and causing the flyback transformer to operate in forward mode. The low impedance presented by the transformer secondary in forward mode dumps current into the secondary output, charging up the secondary capacitor and bringing VINA - VOUTA back into regulation. The secondary feedback loop does not improve secondary output accuracy in normal flyback mode, where the main (primary) output is heavily loaded. In this condition, secondary output accuracy is determined by the secondary rectifier drop, transformer turns ratio, and accuracy of the main output voltage.


## SMPS Design Procedure

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- Input Voltage Range. The maximum value ( V IN(MAX)) must accommodate the worst-case, high AC-adapter voltage. The minimum value (VIN(MIN)) must account for the lowest battery voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.
- Maximum Load Current. There are two values to consider. The peak load current (ILOAD(MAX)) determines the instantaneous component stresses and filtering requirements and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (ILOAD) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components.
- Switching Frequency. This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses that are proportional to frequency and $\mathrm{V}_{1 \mathrm{~N}}{ }^{2}$. The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
- Inductor Operating Point. This choice provides trade-offs between size vs. efficiency and transient response vs. output ripple. Low inductor values provide better transient response and smaller physical size, but also result in lower efficiency and higher output ripple due to increased ripple currents. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit. The optimum operating point is usually found between 20\% and 50\% ripple current. When pulse skipping (SKIP low and light loads), the inductor value also determines the load-current value at which PFM/PWM switchover occurs.


## Inductor Selection

The switching frequency and inductor operating point determine the inductor value as follows:

$$
L=\frac{V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{\text {INfoscliond (MAX) }}^{\text {LIR }}}
$$

For example: ILOAD(MAX) $=5 \mathrm{~A}, \mathrm{~V}$ IN $=12 \mathrm{~V}, \mathrm{~V}$ OUT $=5 \mathrm{~V}$, fOSC $=300 \mathrm{kHz}, 30 \%$ ripple current or $\operatorname{LIR}=0.3$ :

$$
\mathrm{L}=\frac{5 \mathrm{~V} \times(12 \mathrm{~V}-5 \mathrm{~V})}{12 \mathrm{~V} \times 300 \mathrm{kHz} \times 5 \mathrm{~A} \times 0.3}=6.50 \mu \mathrm{H}
$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Most inductor manufacturers provide inductors in standard values, such as $1.0 \mu \mathrm{H}, 1.5 \mu \mathrm{H}, 2.2 \mu \mathrm{H}, 3.3 \mu \mathrm{H}$, etc. Also look for non-standard values, which can provide a better compromise in LIR across the input voltage range. If using a swinging inductor (where the no-load inductance decreases linearly with increasing current), evaluate the LIR with properly scaled inductance values. For the selected inductance value, the actual peak-to-peak inductor ripple current ( $\Delta$ IINDUCTOR) is defined by:

$$
\Delta_{I_{\text {INDUCTOR }}}=\frac{V_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right)}{V_{\text {IN }} f_{\text {OSCL }}}
$$

