



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MAX9240A

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable with Line Fault Detect

General Description

The MAX9240A compact deserializer is designed to interface with a GMSL serializer over 50Ω coax or 100Ω shielded twisted-pair (STP) cable. The device pairs with the MAX9271 or MAX9273 serializers.

The parallel output is programmable for single or double output. Double output strobes out half of a parallel word on each pixel clock cycle. Double output can be used with GMSL serializers that have the double-input feature.

The device features an embedded control channel that operates at 9.6kbps to 1Mbps. Using the control channel, a microcontroller (μC) can program the serializer/deserializer and peripheral device registers at any time, independent of video timing. Two programmable GPIO ports and a continuously sampled GPI input are available.

For use with longer cables, the device has a programmable equalizer. Programmable spread spectrum is available on the parallel output. The serial input meets ISO 10605 and IEC 61000-4-2 ESD standards. The core supply range is 1.7V to 1.9V and the I/O supply range is 1.7V to 3.6V. The device is available in a 48-pin (7mm x 7mm) TQFN-EP package with 0.5mm lead pitch and operates over the -40°C to +105°C temperature range.

Applications

- Automotive Camera Systems

Ordering Information appears at end of data sheet.

Typical Application Circuit appears at end of data sheet.

Benefits and Features

- Ideal for Camera Applications
 - Works with Low-Cost 50Ω Coax Cable and FAKRA Connectors or 100Ω STP
 - Error Detection/Correction
 - 9.6kbps to 1Mbps Control Channel in I²C-to-I²C Mode with Clock Stretch Capability
 - Best-in-Class Supply Current: 90mA (max)
 - Double-Rate Clock for Megapixel Cameras
 - Cable Equalization Allows 15m Cable at Full Speed
 - 48-Pin (7mm x 7mm) TQFN-EP Package with 0.5mm Lead Pitch
- High-Speed Data Deserialization for Megapixel Cameras
 - Up to 1.5Gbps Serial-Bit Rate with Single or Double Output: 6.25MHz to 100MHz Clock
- Multiple Control-Channel Modes for System Flexibility
 - 9.6kbps to 1Mbps Control Channel in UART-to-UART or UART-to-I²C Modes
- Reduces EMI and Shielding Requirements
 - Programmable Spread Spectrum on the Parallel Output Reduces EMI
 - Tracks Spread Spectrum on Serial Input
- Peripheral Features for Camera Power-Up and Verification
 - Built-In PRBS Checker for BER Testing of the Serial Link
 - Fault Detection of Serial Link Shorted Together, to Ground, to Battery, or Open
 - Two GPIO Ports
 - Dedicated “Up/Down” GPI for Camera Frame Sync Trigger and Other Uses
 - Remote/Local Wake-Up from Sleep Mode
- Meets Rigorous Automotive and Industrial Requirements
 - -40°C to +105°C Operating Temperature
 - ±10kV Contact and ±15kV Air IEC 61000-4-2 ESD Protection
 - ±10kV Contact and ±30kV Air ISO 10605 ESD Protection

TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Absolute Maximum Ratings*	6
Package Thermal Characteristics	6
DC Electrical Characteristics	6
AC Electrical Characteristics	9
Typical Operating Characteristics	11
Pin Configuration	13
Pin Description	14
Functional Diagram	16
Detailed Description	21
Register Mapping	21
Bit Map	21
Serial Link Signaling and Data Format	25
Reverse Control Channel	25
Data-Rate Selection	25
Control Channel and Register Programming	26
UART Interface	26
Interfacing Command-Byte-Only I ² C Devices with UART	27
UART Bypass Mode	27
I ² C Interface	27
START and STOP Conditions	29
Bit Transfer	29
Acknowledge	29
Slave Address	30
Bus Reset	30
Format for Writing	30
Format for Reading	30
I ² C Communication with Remote-Side Devices	31
I ² C Address Translation	31
Control-Channel Broadcast Mode	31
GPO/GPI Control	31
PRBS Test	32
Line Equalizer	32
Spread Spectrum	32

TABLE OF CONTENTS (continued)

Manual Programming of the Spread-Spectrum Divider	32
Additional Error Detection and Correction	33
Cyclic Redundancy Check (CRC)	33
Hamming Code	33
HS/VS Encoding and/or Tracking	33
Serial Input	33
Coax-Mode Splitter	33
Cable Type Configuration Input (CX/TP)	34
Sleep Mode	34
Power-Down Mode	34
Configuration Link	34
Link Startup Procedure	35
Applications Information	37
Error Checking	37
ERR Output	37
Autoerror Reset	37
Dual μ C Control	37
Changing the Clock Frequency	37
Fast Detection of Loss-of-Synchronization	37
Providing a Frame Sync (Camera Applications)	38
Software Programming of the Device Addresses	38
Three-Level Configuration Inputs	38
Configuration Blocking	38
Compatibility with other GMSL Devices	38
GPIOs	38
Staggered Parallel Outputs	38
Local Control-Channel Enable (LCCEN)	39
Line-Fault Detection	39
Internal Input Pulldowns	40
Choosing I ² C/UART Pullup Resistors	40
AC-Coupling	40
Selection of AC-Coupling Capacitors	40
Power-Supply Circuits and Bypassing	40
Power-Supply Table	40

TABLE OF CONTENTS (continued)

Cables and Connectors	40
Board Layout	41
ESD Protection	41
Typical Application Circuit	48
Ordering Information	48
Chip Information	48
Package Information	48
Revision History	49

LIST OF FIGURES

Figure 1. Reverse Control-Channel Output Parameters	17
Figure 2. Test Circuit for Differential Input Measurement	18
Figure 4. Line Fault	18
Figure 3. Test Circuit for Single-Ended Input Measurement	18
Figure 5. Worst-Case Pattern Output	19
Figure 6. Parallel Clock Output High and Low Times	19
Figure 7. I ² C Timing Parameters	19
Figure 8. Output Rise-and-Fall Times	20
Figure 9. Deserializer Delay	20
Figure 10. GPI-to-GPO Delay	20
Figure 11. Lock Time	21
Figure 12. Power-Up Delay	21
Figure 13. Single-Output Waveform (Serializer Using Single Input)	22
Figure 14. Single-Output Waveform (Serializer Using Double Input)	22
Figure 15. Double-Output Waveform (Serializer Using Single Input)	23
Figure 16. Double-Output Waveform (Serializer Using Double Input)	23
Figure 17. Serial-Data Format	25
Figure 18. GMSL UART Protocol for Base Mode	26
Figure 19. GMSL UART Data Format for Base Mode	27
Figure 20. SYNC Byte (0x79)	27
Figure 21. ACK Byte (0xC3)	27
Figure 22. Format Conversion Between GMSL UART and I ² C with Register Address (I ² CMETHOD = 0)	28
Figure 23. Format Conversion Between GMSL UART and I ² C with Register Address (I ² CMETHOD = 1)	28
Figure 24. START and STOP Conditions	29
Figure 25. Bit Transfer	29
Figure 26. Acknowledge	29
Figure 27. Slave Address	30

LIST OF FIGURES (continued)

Figure 28. Format for I ² C Write	30
Figure 29. Format for Write to Multiple Registers	30
Figure 30. Format for I ² C Read	31
Figure 31. 2:1 Coax-Mode Splitter Connection Diagram	34
Figure 32. Coax-Mode Connection Diagram	34
Figure 33. State Diagram, Remote Microcontroller Application	36
Figure 34. Human Body Model ESD Test Circuit.41
Figure 35. IEC 61000-4-2 Contact Discharge ESD Test Circuit.41
Figure 36. ISO 10605 Contact Discharge ESD Test Circuit41

LIST OF TABLES

Table 1. Output Map	24
Table 2. Data-Rate Selection Table	25
Table 3. I ² C Bit-Rate Ranges	31
Table 4. Cable Equalizer Boost Levels	32
Table 5. Parallel Output Spread	32
Table 6. Modulation Coefficients and Maximum SDIV Settings	32
Table 7. Configuration Input Map	34
Table 8. Startup Procedure for Video-Display Applications	35
Table 9. Startup Procedure for Image-Sensing Applications	36
Table 10. MAX9240A Feature Compatibility	38
Table 11. Staggered Output Delay	39
Table 12. Double-Function Configuration	39
Table 13. Line Fault Mapping	39
Table 14. Typical Power-Supply Currents (Using Worst-Case Input Pattern)	40
Table 15. Suggested Connectors and Cables for GMSL	40
Table 16. Register Table	42

Absolute Maximum Ratings*

AVDD to EP.....	-0.5V to +1.9V	Continuous Power Dissipation (T _A = +70°C)
DVDD to EP.....	-0.5V to +1.9V	TQFN (derate 40mW/°C above +70°C).....
IOVDD to EP.....	-0.5V to +3.9V	Junction Temperature.....
IN+, IN- to EP.....	-0.5V to +1.9V	Operating Temperature Range.....
LMN_ TO EP (15mA current limit).....	-0.5V to +3.9V	Storage Temperature Range.....
All other pins to EP.....	-0.5V to (V _{IOVDD} + 0.5V)	Lead Temperature (soldering, 10s).....
IN+, IN- short circuit to ground or supply	Continuous	Soldering Temperature (reflow).....

*EP is connected to PCB ground.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TQFN	Junction-to-Ambient Thermal Resistance (θ _{JA}).....	25°C/W	Junction-to-Case Thermal Resistance (θ _{JC}).....	1°C/W
------	--	--------	---	-------

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

DC Electrical Characteristics

(V_{AVDD} = V_{DVDD} = 1.7V to 1.9V, V_{IOVDD} = 1.7V to 3.6V, R_L = 100Ω ±1% (differential), EP connected to PCB ground, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, T_A = +25°C.)(Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SINGLE-ENDED INPUTS (I2CSEL, LCCEN, GPI, PWDN, MS/HVEN)						
High-Level Input Voltage	V _{IH1}		0.65 x V _{IOVDD}			V
Low-Level Input Voltage	V _{IL1}			0.35 x V _{IOVDD}		V
Input Current	I _{IN1}	V _{IN} = 0V to V _{IOVDD}	-10		+20	µA
THREE-LEVEL LOGIC INPUTS (CX/TP)						
High-Level Input Voltage	V _{IH}		0.7 x V _{IOVDD}			V
Low-Level Input Voltage	V _{IL}			0.3 x V _{IOVDD}		V
Mid-Level Input Current	I _{INM}	(Note 3)	-10		+10	µA
Input Current	I _{IN}		-150		+150	µA
SINGLE-ENDED OUTPUTS (DOUT_, PCLKOUT)						
High-Level Output Voltage	V _{OH1}	I _{OUT} = -2mA	DCS = 0	V _{IOVDD} - 0.3		V
			DCS = 1	V _{IOVDD} - 0.2		
Low-Level Output Voltage	V _{OL1}	I _{OUT} = 2mA	DCS = 0		0.3	V
			DCS = 1		0.2	

DC Electrical Characteristics (continued)

($V_{AVDD} = V_{DVDD} = 1.7V$ to $1.9V$, $V_{IOVDD} = 1.7V$ to $3.6V$, $R_L = 100\Omega \pm 1\%$ (differential), EP connected to PCB ground, $T_A = -40^\circ C$ to $+105^\circ C$, unless otherwise noted. Typical values are at $V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V$, $T_A = +25^\circ C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Output Short-Circuit Current	I_{OS}	DOUT_	$V_O = 0V$, DCS = 0	$V_{IOVDD} = 3.0V$ to $3.6V$	15	25	39	mA
				$V_{IOVDD} = 1.7V$ to $1.9V$	3	7	13	
		PCLKOUT	$V_O = 0V$, DCS = 1	$V_{IOVDD} = 3.0V$ to $3.6V$	20	35	63	
				$V_{IOVDD} = 1.7V$ to $1.9V$	5	10	21	
			$V_O = 0V$, DCS = 0	$V_{IOVDD} = 3.0V$ to $3.6V$	15	33	50	
				$V_{IOVDD} = 1.7V$ to $1.9V$	5	10	17	
	$V_O = 0V$, DCS = 1	$V_{IOVDD} = 3.0V$ to $3.6V$	30	54	97			
		$V_{IOVDD} = 1.7V$ to $1.9V$	9	16	32			
OPEN-DRAIN INPUTS/OUTPUTS (GPIO0/DBL, GPIO1/BWS, RX/SDA/EDC, TX/SCL/ES, ERR, LOCK, LFLT)								
High-Level Input Voltage	V_{IH2}			0.7 x V_{IOVDD}			V	
Low-Level Input Voltage	V_{IL2}					0.3 x V_{IOVDD}	V	
Input Current	I_{IN2}	(Note 4)	RX/SDA, TX/SCL	-110	+5		μA	
			LOCK, ERR, GPIO_, LFLT	-80	+5			
			DBL, BWS, EDC, ES	-10	+20			
Low-Level Output Voltage	V_{OL2}	$I_{OUT} = 3mA$	$V_{IOVDD} = 1.7V$ to $1.9V$		0.4		V	
			$V_{IOVDD} = 3.0V$ to $3.6V$		0.3			
OUTPUT FOR REVERSE CONTROL CHANNEL (IN+, IN-)								
Differential High Output Peak Voltage, (V_{IN+}) - (V_{IN-})	V_{ROH}	No high-speed data transmission (Figure 1)		30		60	mV	
Differential Low Output Peak Voltage, (V_{IN+}) - (V_{IN-})	V_{ROL}	No high-speed data transmission (Figure 1)		-60		-30	mV	
DIFFERENTIAL INPUTS (IN+, IN-)								
Differential High Input Threshold (Peak) Voltage, (V_{IN+}) - (V_{IN-})	$V_{IDH(P)}$	(Figure 2)	Activity detector, medium threshold (0x22 D[6:5] = 01)			60	mV	
			Activity detector, low threshold (0x22 D[6:5] = 00)			45		
Differential Low Input Threshold (Peak) Voltage, (V_{IN+}) - (V_{IN-})	$V_{IDL(P)}$	(Figure 2)	Activity detector, medium threshold (0x22 D[6:5] = 01)	-60			mV	
			Activity detector, medium threshold (0x22 D[6:5] = 00)	-45				
Input Common-Mode Voltage ((V_{IN+}) + (V_{IN-}))/2	V_{CMR}			1	1.3	1.6	V	
Differential Input Resistance (Internal)	R_I			80	105	130	Ω	

DC Electrical Characteristics (continued)

($V_{AVDD} = V_{DVDD} = 1.7V$ to $1.9V$, $V_{IOVDD} = 1.7V$ to $3.6V$, $R_L = 100\Omega \pm 1\%$ (differential), EP connected to PCB ground, $T_A = -40^\circ C$ to $+105^\circ C$, unless otherwise noted. Typical values are at $V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V$, $T_A = +25^\circ C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SINGLE-ENDED INPUTS (IN+, IN-)						
Single-Ended High Input Threshold (Peak) Voltage	$V_{ISH(P)}$	Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 3)			43	mV
		Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 3)			33	
Single-Ended Low Input Threshold (Peak) Voltage	$V_{ISL(P)}$	Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 3)	-43			mV
		Activity detector, medium threshold (0x22 D[6:5] = 00) (Figure 3)	-33			
Input Resistance (Internal)	R_I		40	52.5	65	Ω
LINE FAULT DETECTION INPUT (LMN0, LMN1)						
Short-to-GND Threshold	V_{TG}	(Figure 4)			0.3	V
Normal Threshold	V_{TN}	(Figure 4)	0.57		1.07	V
Open Threshold	V_{TO}	(Figure 4)	1.45		$V_{IO} + 0.06$	V
Open Input Voltage	V_{IO}	(Figure 4)	1.47		1.75	V
Short-to-Battery Threshold	V_{TE}	(Figure 4)	2.47			V
POWER SUPPLY						
Worst-Case Supply Current (Figure 5)	I_{WCS}	BWS = 0, single output, EQ off	$f_{PCLKOUT} = 25MHz$	42	65	mA
			$f_{PCLKOUT} = 50MHz$	61	90	
		BWS = 0, double output, EQ off	$f_{PCLKOUT} = 50MHz$	42	70	
			$f_{PCLKOUT} = 100MHz$	62	90	
Sleep Mode Supply Current	I_{CCS}		50	100		μA
Power-Down Current	I_{CCZ}	PWDN = EP		15	70	μA
ESD PROTECTION						
IN+, IN- (Note 5)	V_{ESD}	Human Body Model, $R_D = 1.5k\Omega$, $C_S = 100pF$		± 8		kV
		IEC 61000-4-2, $R_D = 330\Omega$, $C_S = 150pF$	Contact discharge	± 10		
			Air discharge	± 15		
		ISO 10605, $R_D = 2k\Omega$, $C_S = 330pF$	Contact discharge	± 10		
Air discharge	± 30					
All Other Pins (Note 6)	V_{ESD}	Human Body Model, $R_D = 1.5k\Omega$, $C_S = 100pF$		± 4		kV

AC Electrical Characteristics

($V_{AVDD} = V_{DVDD} = 1.7V$ to $1.9V$, $V_{IOVDD} = 1.7V$ to $3.6V$, $R_L = 100\Omega \pm 1\%$ (differential), EP connected to PCB ground, $T_A = -40^\circ C$ to $+105^\circ C$, unless otherwise noted. Typical values are at $V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V$, $T_A = +25^\circ C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
PARALLEL CLOCK OUTPUT (PCLKOUT)							
Clock Frequency	$f_{PCLKOUT}$	BWS = 0, DRS = 1	8.33		16.66	MHz	
		BWS = 0, DRS = 0	16.66		50		
		BWS = 1, DRS = 1	6.25		12.5		
		BWS = 1, DRS = 0	12.5		37.5		
		BWS = 1, DRS = 0, 15-bit double input	25		75		
		BWS = 0, DRS = 0, 11-bit double input	33.33		100		
Clock Duty Cycle	DC	t_{HIGH}/t_T or t_{LOW}/t_T (Figure 6, Note 7)	40	50	60	%	
Clock Jitter	t_J	Period jitter, peak to peak, spread off, 1.5Gbps, PRBS pattern, $UI = 1/f_{PCLKOUT}$ (Note 7)		0.05		UI	
I²C/UART PORT TIMING							
I ² C/UART Bit Rate			9.6		1000	kbps	
Output Rise Time	t_R	30% to 70%, $C_L = 10pF$ to $100pF$, $1k\Omega$ pullup to V_{IOVDD}	20		120	ns	
Output Fall Time	t_F	70% to 30%, $C_L = 10pF$ to $100pF$, $1k\Omega$ pullup to V_{IOVDD}	20		120	ns	
Input Setup Time	t_{SET}	I ² C only (Figure 6, Note 7)	100			ns	
Input Hold Time	t_{HOLD}	I ² C only (Figure 6, Note 7)	0			ns	
SWITCHING CHARACTERISTICS							
PCLKOUT Rise-and-Fall Time	t_R, t_F	20% to 80%, $V_{IOVDD} = 1.7V$ to $1.9V$ (Note 7)	DCS = 1, $C_L = 10pF$	0.4		2.2	ns
			DCS = 0, $C_L = 5pF$	0.5		2.8	
		20% to 80%, $V_{IOVDD} = 3.0V$ to $3.6V$ (Note 7)	DCS = 1, $C_L = 10pF$	0.25		1.7	
			DCS = 0, $C_L = 5pF$	0.3		2.0	
Parallel Data Rise-and-Fall Time (Figure 8)	t_R, t_F	20% to 80%, $V_{IOVDD} = 1.7V$ to $1.9V$ (Note 7)	DCS = 1, $C_L = 10pF$	0.5		3.1	ns
			DCS = 0, $C_L = 5pF$	0.6		3.8	
		20% to 80%, $V_{IOVDD} = 3.0V$ to $3.6V$ (Note 7)	DCS = 1, $C_L = 10pF$	0.3		2.2	
			DCS = 0, $C_L = 5pF$	0.4		2.4	
Deserializer Delay	t_{SD}	(Figure 9, Notes 7, 8)	Spread spectrum enabled			6960	Bits
			Spread spectrum disabled			2160	
Reverse Control-Channel Output Rise Time	t_R	No forward-channel data transmission (Figure 1, Note 7)	180		400	ns	
Reverse Control-Channel Output Fall Time	t_F	No forward-channel data transmission (Figure 1, Note 7)	180		400	ns	

AC Electrical Characteristics (continued)

($V_{AVDD} = V_{DVDD} = 1.7V$ to $1.9V$, $V_{IOVDD} = 1.7V$ to $3.6V$, $R_L = 100\Omega \pm 1\%$ (differential), EP connected to PCB ground, $T_A = -40^\circ C$ to $+105^\circ C$, unless otherwise noted. Typical values are at $V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V$, $T_A = +25^\circ C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
GPI-to-GPO Delay	t_{GPIO}	Deserializer GPI to serializer GPO (cable delay not included) (Figure 10)				350	μs
Lock Time	t_{LOCK}	(Figure 11, Note 7)	Spread spectrum enabled			1.5	ms
			Spread spectrum disabled			1	
Power-Up Time	t_{PU}	(Figure 12)				6	ms

Note 2: Limits are 100% production tested at $T_A = +105^\circ C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Note 3: To provide a midlevel, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current must be less than $\pm 10\mu A$.

Note 4: I_{IN} min due to voltage drop across the internal pullup resistor.

Note 5: Specified pin to ground.







Note 6: Specified pin to all supply/ground.

Note 7: Guaranteed by design and not production tested.

Note 8: Measured in serial link bit times. Bit time = $1/(30 \times f_{PCLKOUT})$ for BWS = GND. Bit time = $1/(40 \times f_{PCLKOUT})$ for BWS = 1.

Typical Operating Characteristics


($V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V$, DBL = low, $T_A = +25^\circ C$, unless otherwise noted.)



Typical Operating Characteristics (continued)


($V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V$, $DBL = low$, $T_A = +25^{\circ}C$, unless otherwise noted.)

SERIAL LINK SWITCHING PATTERN WITH 6dB PREEMPHASIS (PARALELL BIT RATE = 50MHz, 10m STP CABLE)




50mV/div 200ps/div 1.5Gbps

SERIAL LINK SWITCHING PATTERN WITH 6dB PREEMPHASIS (PARALELL BIT RATE = 50MHz, 20m COAX CABLE)




50mV/div 200ps/div 1.5Gbps


MAXIMUM PCLKOUT FREQUENCY vs. STP CABLE LENGTH (BER $\leq 10^{-10}$)




MAXIMUM PCLKOUT FREQUENCY vs. COAX CABLE LENGTH (BER $\leq 10^{-10}$)



MAXIMUM PCLKOUT FREQUENCY vs. ADDITIONAL DIFFERENTIAL C_L (BER $\leq 10^{-10}$)



Pin Configuration




Pin Description

PIN	NAME	FUNCTION
1	GPIO1/BWS	GPIO/Bus Width Select Input. Function is determined by the state of LCCEN (Table 12). GPIO1 (LCCEN = high): Open-drain, general-purpose input/output with internal 60kΩ pullup to IOVDD. BWS (LCCEN = low): Input with internal pulldown to EP. Set BWS = low for 22-bit input latch. Set BWS = high for 30-bit input latch.
2	GPIO0/DBL	GPIO/Double-Mode Input. Function is determined by the state of LCCEN (Table 12). GPIO0 (LCCEN = high): Open-drain, general-purpose input/output with internal 60kΩ pullup to IOVDD. DBL (LCCEN = low): Input with internal pulldown to EP. Set DBL = high to use double-input mode. Set DBL = low to use single-input mode.
3	CX/TP	Coax/Twisted-Pair Three-Level Configuration Input (Table 7)
4	I2CSEL	I ² C Select. Control-channel interface protocol select input with internal pulldown to EP. Set I2CSEL = high to select I ² C slave interface. Set I2CSEL = low to select UART interface.
5	LCCEN	Local Control-Channel Enable Input with Internal Pulldown to EP. LCCEN = high enables the control-channel interface pins. LCCEN = low disables the control-channel interface pins and selects an alternate function on the indicated pins (Table 12).
6, 48	AVDD	1.8V Analog Power Supply. Bypass AVDD to EP with 0.1μF and 0.001μF capacitors as close as possible to the device with the smaller capacitor closest to AVDD.
7	IN+	Noninverting Coax/Twisted-Pair Serial Input
8	IN-	Inverting Coax/Twisted-Pair Serial Input
9	GPI	General-Purpose Input. The GMSL serializer GPO (or INT) input follows GPI.
10	RX/SDA/EDC	Receive/Serial Data/Error Detection Correction. Function is determined by the state of LCCEN (Table 12). RX/SDA (LCCEN = high): Input/output with internal 30kΩ pullup to IOVDD. In UART mode, RX/SDA is the RX input of the MAX9240A's UART. In the I ² C mode, RX/SDA is the SDA input/output of the MAX9240A's I ² C master/slave. RX/SDA has an open-drain driver and requires a pullup resistor. EDC (LCCEN = low): Input with internal pulldown to EP. Set EDC = high to enable error detection correction. Set EDC = low to disable error detection correction.
11	TX/SCL/ES	Transmit/Serial Clock/Edge Select. Function is determined by the state of LCCEN (Table 12). TX/SCL (LCCEN = high): Input/output with internal 30kΩ pullup to IOVDD. In UART mode, TX/SCL is the TX output of the MAX9240A's UART. In the I ² C mode, TX/SCL is the SCL input/output of the MAX9240A's I ² C master/slave. TX/SCL has an open-drain driver and requires a pullup resistor. ES (LCCEN = low): Input with internal pulldown to EP. When ES is high, PCLKOUT indicates valid data on the falling edge of PCLKOUT. When ES is low, PCLKOUT indicates valid data on the rising edge of PCLKOUT. Do not change the ES input while the pixel clock is running.
12	DVDD	1.8V Digital Power Supply. Bypass DVDD to EP with 0.1μF and 0.001μF capacitors as close as possible to the device with the smaller value capacitor closest to DVDD.
13	$\overline{\text{PWDN}}$	Active-Low Power-Down Input with Internal Pulldown to EP. Set $\overline{\text{PWDN}}$ low to enter power-down mode to reduce power consumption.
14	$\overline{\text{ERR}}$	Error Output. Open-drain data error detection and/or correction indication output with internal 60kΩ pullup to IOVDD. $\overline{\text{ERR}}$ is output high when PWDN = low.

Pin Description (continued)

PIN	NAME	FUNCTION
15	LOCK	Open-Drain Lock Output with Internal 60kΩ Pullup to IOVDD. LOCK = high indicates that PLLs are locked with correct serial-word-boundary alignment. LOCK = low indicates that PLLs are not locked or an incorrect serial-word-boundary alignment. LOCK remains low when the configuration link is active or during PRBS test. LOCK is output high when $\overline{\text{PWDN}}$ = low.
16	LMN0	Line Fault Monitor Input 0 (Figure 4)
17	LMN1	Line Fault Monitor Input 1 (Figure 4)
18	$\overline{\text{LFLT}}$	Active-Low Open-Drain Line Fault Output. $\overline{\text{LFLT}}$ has a 60kΩ internal pullup to IOVDD. $\overline{\text{LFLT}}$ = low indicates a line fault. $\overline{\text{LFLT}}$ is output high when $\overline{\text{PWDN}}$ = low.
19	DOUT24/VS1	Parallel Data/Vertical Sync 1 Output. Defaults to parallel data output on power-up. Parallel data output when VS/HS encoding is disabled. Decoded vertical sync for upper half of single-output when VS/HS encoding is enabled (Table 1).
20, 41	IOVDD	I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1μF and 0.001μF capacitors as close as possible to the device with the smallest value capacitor closest to IOVDD.
21	DOUT23/HS1	Parallel Data/Horizontal Sync 1 Output. Defaults to parallel data output on power-up. Parallel data output when VS/HS encoding is disabled. Decoded horizontal sync for upper half of single-output when VS/HS encoding is enabled (Table 1).
22	DOUT22/VS0	Parallel Data/Vertical Sync 0 Output. Defaults to parallel data output on power-up. Parallel data output when VS/HS encoding is disabled. Decoded vertical sync for lower half of single-output when VS/HS encoding is enabled (Table 1).
23	DOUT21/HS0	Parallel Data/Horizontal Sync 0 Output. Defaults to parallel data output on power-up. Parallel data output when VS/HS encoding is disabled. Decoded horizontal sync for lower half of single-output when VS/HS encoding is enabled (Table 1).
24–40, 42–45	DOUT20– DOUT0	Parallel Data Outputs
46	PCLKOUT	Parallel Clock Output. Latches parallel data into the input of another device.
47	MS/HVEN	Mode Select/HS and VS Encoding Enable with Internal Pulldown to EP. Function is determined by the state of LCCEN (Table 12). MS (LCCEN = high): Set MS = low to select base mode. Set MS = high to select the bypass mode. HVEN (LCCEN = low): Set HVEN = high to enable HS/VS encoding on DOUT_/HS_ and DOUT_/VS_. Set HVEN = low to use DOUT_/HS_ and DOUT_/VS_ as parallel data outputs.
—	EP	Exposed Pad. EP is internally connected to device ground. MUST connect EP to the PCB ground plane through an array of vias for proper thermal and electrical performance.

Functional Diagram






Figure 1. Reverse Control-Channel Output Parameters

MAX9240A

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable with Line Fault Detect




Figure 2. Test Circuit for Differential Input Measurement




Figure 3. Test Circuit for Single-Ended Input Measurement




Figure 4. Line Fault




Figure 5. Worst-Case Pattern Output




Figure 6. Parallel Clock Output High and Low Times




Figure 7. I²C Timing Parameters




Figure 8. Output Rise-and-Fall Times




Figure 9. Deserializer Delay




Figure 10. GPI-to-GPO Delay




Figure 11. Lock Time




Figure 12. Power-Up Delay

Detailed Description

The MAX9240A deserializer, when paired with the MAX9271 or MAX9273 serializer, provides the full set of operating features, but offers basic functionality when paired with any GMSL serializer.

The deserializer has a maximum serial-bit rate of 1.5Gbps for 15m or more of cable and operates up to a maximum output clock of 50MHz in 25-bit, single-output mode, or 75MHz to 100MHz in 15-bit/11-bit, double-output mode, respectively. This bit rate and output flexibility support a wide range of displays, from QVGA (320 x 240) to WVGA (800 x 480) and higher with 18-bit color, as well as megapixel image sensors. Input equalization, combined with GMSL serializer pre/deemphasis, extends the cable length and enhances link reliability.

The control channel enables a μC to program the serializer and deserializer registers and program registers on peripherals. The control channel is also used to configure and access the GPIO. The μC can be located at either end of the link, or when using two μC s, at both ends. Two modes of control-channel operation are available. Base mode uses either I²C or GMSL UART protocol, while bypass mode uses a user-defined UART protocol. UART protocol allows full-duplex communication, while I²C allows half-duplex communication.

Spread spectrum is available to reduce EMI on the parallel output. The serial input complies with ISO 10605 and IEC 61000-4-2 ESD protection standards.

Register Mapping

Registers set the operating conditions of the deserializer and are programmed using the control channel in base mode. The deserializer holds its device address and the device address of the serializer it is paired with. Similarly, the serializer holds its device address and the address of the deserializer. Whenever a device address is changed, the new address should be written to both devices. The default device address of the deserializer is set by the CX/TP input and the default device address of any GMSL serializer is 0x80 (see [Table 7](#)). Registers 0x00 and 0x01 in both devices hold the device addresses.

Bit Map

The parallel output functioning and width depend on settings of the double-/single-output mode (DBL), HS/VS encoding (HVEN), error correction used (EDC), and bus width (BWS) pins. [Table 1](#) lists the bit map for the control pin settings. Unused output bits are pulled low.

The parallel output has two output modes: single and double output. In single-output mode, the deserialized parallel data is clocked out every PCLKOUT cycle. The device accepts pixel clocks from 6.25MHz to 50MHz ([Figure 13](#) and [Figure 14](#)).

In double-output mode, the device splits deserialized data into two half-sized words that are output at twice the serial-word rate ([Figure 15](#) and [Figure 16](#)). The serializer/deserializer use pixel clock rates from 33.3MHz to 100MHz for 11-bit, double-output mode and 25MHz to 75MHz for 15-bit, double-output mode.




Figure 13. Single-Output Waveform (Serializer Using Single Input)




Figure 14. Single-Output Waveform (Serializer Using Double Input)




Figure 15. Double-Output Waveform (Serializer Using Single Input)




Figure 16. Double-Output Waveform (Serializer Using Double Input)

Table 1. Output Map

EDC	BWS	DBL	HVEN	OUTPUT* (PAIRED WITH MAX9271)	OUTPUT* (PAIRED WITH MAX9273)	PCLK RANGE** (MHz)
00	0	0	0	DOUT0:15	DOUT0:21	16.66 to 50
00	0	0	1	DOUT0:13, HS, VS	DOUT0:20, HS, VS	16.66 to 50
00	0	1	0	DOUT0:10	DOUT0:10	33.33 to 100
00	0	1	1	DOUT0:10, HS, VS	DOUT0:10, HS, VS	33.33 to 100
00	1	0	0	DOUT0:15	DOUT0:21	12.5 to 37.5
00	1	0	1	DOUT0:13, HS, VS	DOUT0:20, HS, VS	12.5 to 37.5
00	1	1	0	DOUT0:14	DOUT0:14	25 to 75
00	1	1	1	DOUT0:13, HS, VS	DOUT0:14, HS, VS	25 to 75
01, 10	0	0	0	DOUT0:15	DOUT0:15	16.66 to 50
01, 10	0	0	1	DOUT0:13, HS, VS	DOUT0:15, HS, VS	16.66 to 50
01, 10	0	1	0	DOUT0:7	DOUT0:7	33.33 to 100
01, 10	0	1	1	DOUT0:7, HS, VS	DOUT0:7, HS, VS	33.33 to 100
01, 10	1	0	0	DOUT0:15	DOUT0:21	12.5 to 37.5
01, 10	1	0	1	DOUT0:13, HS, VS	DOUT0:20, HS, VS	12.5 to 37.5
01, 10	1	1	0	DOUT0:11	DOUT0:11	25 to 75
01, 10	1	1	1	DOUT0:11, HS, VS	DOUT0:11, HS, VS	25 to 75

*The number of available outputs depends on the serializer attached to the MAX9240A.

**Device is in high-speed mode (DRS = LOW). See [Table 2](#) for PCLK ranges in low-speed mode (DRS = high).

Serial Link Signaling and Data Format

The serializer uses differential CML signaling to drive twisted-pair cable and single-ended CML to drive coax cable with programmable pre/deemphasis and AC-coupling. The deserializer uses AC-coupling and programmable channel equalization.

Input data is scrambled and then 8b/10b coded. The deserializer recovers the embedded serial clock, then samples, decodes, and descrambles the data. In 24-bit or 32-bit mode, 22 or 30 bits contain the video data and/or error-correction bits, if used. The 23rd or 31st bit carries the forward control-channel data. The last bit is the parity bit of the previous 23 or 31 bits (Figure 17).

Reverse Control Channel

The serializer uses the reverse control channel to receive I²C/UART and GPO signals from the deserializer in

the opposite direction of the video stream. The reverse control channel and forward video data coexist on the same serial cable, forming a bidirectional link. The reverse control channel operates independently from the forward control channel. The reverse control channel is available 2ms after power-up. The serializer temporarily disables the reverse control channel for 350µs after starting/stopping the forward serial link.

Data-Rate Selection

The serializer/deserializer use DRS, DBL, and BWS to set the PCLKOUT frequency range (Table 2). Set DRS = 1 for a PCLKOUT frequency range of 6.25MHz to 12.5MHz (32-bit, single-output mode) or 8.33MHz to 16.66MHz (24-bit, single-output mode). Set DRS = 0 for normal operation. It is not recommended to use double-output mode when DRS = 1.

Table 2. Data-Rate Selection Table

DRS SETTING	DBL SETTING	BWS SETTING	PCLKOUT RANGE (MHz)
0	0 (single input)	0 (24-bit mode)	16.66 to 50
0	0	1 (32-bit mode)	12.5 to 35
0	1 (double input)	0	33.3 to 100
0	1	1	25 to 75
1	0	0	8.33 to 16.66
1	0	1	6.25 to 12.5
1	1	0	Do Not Use
1	1	1	Do Not Use




Figure 17. Serial-Data Format