

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

General Description

Benefits and Features

The MAX9240 compact deserializer is designed to interface with a GMSL serializer over 50Ω coax or 100Ω shielded twisted-pair (STP) cable. The device pairs with the MAX9271 or MAX9273 serializers.

The parallel output is programmable for single or double output. Double output strobes out half of a parallel word on each pixel clock cycle. Double output can be used with GMSL serializers that have the double-input feature.

The device features an embedded control channel that operates at 9.6kbps to 1Mbps. Using the control channel, a microcontroller (μ C) can program the serializer/deserializer and peripheral device registers at any time, independent of video timing. Two programmable GPIO ports and a continuously sampled GPI input are available.

For use with longer cables, the device has a programmable equalizer. Programmable spread spectrum is available on the parallel output. The serial input meets ISO 10605 and IEC 61000-4-2 ESD standards. The core supply range is 1.7V to 1.9V and the I/O supply range is 1.7V to 3.6V. The device is available in a 48-pin (7mm x 7mm) TQFN-EP package with 0.5mm lead pitch and operates over the -40°C to +105°C temperature range.

Applications

Automotive Camera Systems

Ordering Information appears at end of data sheet.

Typical Application Circuit appears at end of data sheet.

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX9240.related.

- ♦ Ideal for Camera Applications
 - \diamond Works with Low-Cost 50 Ω Coax Cable and FAKRA Connectors or 100 Ω STP
 - ♦ Error Detection/Correction
 - ♦ 9.6kbps to 1Mbps Control Channel in I²C-to-I²C Mode with Clock Stretch Capability
 - ♦ Best-in-Class Supply Current: 90mA (max)
 - **♦ Double-Rate Clock for Megapixel Cameras**
 - Cable Equalization Allows 15m Cable at Full Speed
 - 48-Pin (7mm x 7mm) TQFN-EP Package with 0.5mm Lead Pitch
- High-Speed Data Deserialization for Megapixel Cameras
 - Up to 1.5Gbps Serial-Bit Rate with Single or Double Output: 6.25MHz to 100MHz Clock
- Multiple Control-Channel Modes for System Flexibility
 - ♦ 9.6kbps to 1Mbps Control Channel in UART-to-UART or UART-to-l²C Modes
- **♦ Reduces EMI and Shielding Requirements**
 - ♦ Input Programmable for 100mV to 500mV Single-Ended or 50mV to 400mV Differential
 - ♦ Programmable Spread Spectrum on the Parallel Output Reduces EMI
 - ♦ Tracks Spread Spectrum on Serial Input
- Peripheral Features for Camera Power-Up and Verification
 - ♦ Built-In PRBS Checker for BER Testing of the Serial Link
 - Fault Detection of Serial Link Shorted Together, to Ground, to Battery, or Open
 - **♦ Two GPIO Ports**
 - Dedicated "Up/Down" GPI for Camera Frame Sync Trigger and Other Uses
 - ♦ Remote/Local Wake-Up from Sleep Mode
- ♦ Meets Rigorous Automotive and Industrial Requirements
 - → -40°C to +105°C Operating Temperature

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

TABLE OF CONTENTS

General Description	1
Applications	
Benefits and Features	
Absolute Maximum Ratings*	6
Package Thermal Characteristics	6
DC Electrical Characteristics	6
AC ELECTRICAL CHARACTERISTICS	9
Typical Operating Characteristics	
Pin Configuration	13
Pin Description	13
Functional Diagram	16
Detailed Description	21
Register Mapping	21
Bit Map	
Serial Link Signaling and Data Format	
Reverse Control Channel	
Data-Rate Selection	
Control Channel and	
Register Programming	
UART Interface	
Interfacing Command-Byte-Only I ² C Devices with UART	29
UART Bypass Mode	29
I2C Interface	
START and STOP Conditions	31
Bit Transfer	31
Acknowledge	31
Slave Address	
Bus Reset	
Format for Writing	
Format for Reading	
I ² C Communication with Remote-Side Devices	
I2C Address Translation	
Control-Channel Broadcast Mode	
GPO/GPI Control	33

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

TABLE OF CONTENTS (continued)
PRBS Test
Line Equalizer
Spread Spectrum
Manual Programming
of the Spread-Spectrum Divider
Additional Error Detection and Correction
Cyclic Redundancy Check (CRC)
Hamming Code
HS/VS Encoding and/or Tracking
Serial Input
Coax-Mode Splitter
Cable Type Configuration Input (CX/TP)
Sleep Mode
Power-Down Mode
Configuration Link
Link Startup Procedure
Applications Information
Error Checking
ERR Output
Autoerror Reset
Dual μC Control3
Changing the Clock Frequency
Fast Detection of
Loss-of-Synchronization
Providing a Frame Sync (Camera Applications)4
Software Programming
of the Device Addresses4
Three-Level Configuration Inputs
Configuration Blocking
Compatibility with other GMSL Devices
GPIOs
Staggered Parallel Outputs
Local Control-Channel Enable (LCCEN)
Line-Fault Detection

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

TABLE OF CONTENTS (continued)

Internal Input Pulldowns	42
Choosing I ² C/UART Pullup Resistors	42
AC-Coupling	42
Selection of AC-Coupling Capacitors	42
Power-Supply Circuits and Bypassing	42
Power-Supply Table	42
Cables and Connectors	42
ESD Protection	43
Typical Application Circuit	50
Ordering Information	50
Chip Information	50
Package Information	50
Revision History	51
LIST OF FIGURES	
Figure 1. Reverse Control-Channel Output Parameters	17
Figure 2. Test Circuit for Differential Input Measurement	18
Figure 2a. Line Fault	18
Figure 3. Worst-Case Pattern Output	19
Figure 4. Parallel Clock Output High and Low Times	19
Figure 5. I ² C Timing Parameters	19
Figure 6. Output Rise-and-Fall Times	20
Figure 7. Deserializer Delay	20
Figure 8. GPI-to-GPO Delay	20
Figure 9. Lock Time	21
Figure 10. Power-Up Delay	21
Figure 11. Single-Output Waveform (Serializer Using Single Input)	22
Figure 12. Single-Output Waveform (Serializer Using Double Input)	22
Figure 13. Double-Output Waveform (Serializer Using Single Input)	23
Figure 14. Double-Output Waveform (Serializer Using Double Input)	23
Figure 15. Serial-Data Format	27
Figure 16. GMSL UART Protocol for Base Mode	28
Figure 17. GMSL UART Data Format for Base Mode	29
Figure 18. SYNC Byte (0x79)	29
Figure 19. ACK Byte (0xC3)	29
Figure 20. Format Conversion Between GMSL UART and I ² C with Register Address (I2CMETHOD = 0) \dots	30
Maxim Integrated	2

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

LIST OF FIGURES (continued)	
Figure 21. Format Conversion Between GMSL UART and I ² C with Register Address (I2CMETHC	DD = 1)30
Figure 22. START and STOP Conditions	31
Figure 23. Bit Transfer	31
Figure 24. Acknowledge	31
Figure 25. Slave Address	32
Figure 26. Format for I ² C Write	32
Figure 27. Format for Write to Multiple Registers	32
Figure 28. Format for I ² C Read	
Figure 29. 2:1 Coax-Mode Splitter Connection Diagram	36
Figure 30. Coax-Mode Connection Diagram	36
Figure 31. State Diagram, Remote Microcontroller Application	
Figure 32. Human Body Model ESD Test Circuit	43
Figure 33. IEC 61000-4-2 Contact Discharge ESD Test Circuit	43
Figure 34. ISO 10605 Contact Discharge ESD Test Circuit	43
LIST OF TABLES	
Table 1. Power-Up Default Register Map (see Table 16)	24
Table 2. Output Map	26
Table 3. Data-Rate Selection Table	27
Table 4. I ² C Bit-Rate Ranges	
Table 5. Cable Equalizer Boost Levels	
Table 6. Parallel Output Spread	34
Table 7. Modulation Coefficients and Maximum SDIV Settings	34
Table 8. Configuration Input Map	36
Table 9. Startup Procedure for Video-Display Applications	37
Table 10. Startup Procedure for Image-Sensing Applications	38
Table 11. MAX9240 Feature Compatibility	40
Table 12. Staggered Output Delay	41
Table 13. Double-Function Configuration	41
Table 13a. Line Fault Mapping	41
Table 14. Typical Power-Supply Currents (Using Worst-Case Input Pattern)	42
Table 15. Suggested Connectors and Cables for GMSL	42
Table 16 Register Table (see Table 1)	44

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

ABSOLUTE MAXIMUM RATINGS*

AVDD to EP0.5V to +1.9V	TQFN (derate 40mW/°C above +70°C)3200mW
DVDD to EP0.5V to +1.9V	Junction Temperature+150°C
IOVDD to EP0.5V to +3.9V	Operating Temperature Range40°C to +105°C
IN+, IN- to EP0.5V to +1.9V	Storage Temperature Range65°C to +150°C
LMN_ TO EP (15mA current limit)0.5V to +3.9V	Lead Temperature (soldering, 10s)+300°C
All other pins to EP0.5V to (VIOVDD + 0.5V)	Soldering Temperature (reflow)+260°C
IN+, IN- short circuit to ground or supplyContinuous	
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	*EP is connected to PCB ground.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TOFN

 $\label{eq:continuous} \mbox{Junction-to-Ambient Thermal Resistance } (\theta_{\mbox{\scriptsize JA}})......1°\mbox{\scriptsize C/W} \qquad \mbox{Junction-to-Case Thermal Resistance } (\theta_{\mbox{\scriptsize JC}})......1°\mbox{\scriptsize C/W} \\ \mbox{\cite{C/W}} \qquad \mbox{\cite$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

DC ELECTRICAL CHARACTERISTICS

 $(V_{AVDD} = V_{DVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, EP connected to PCB ground, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at <math>V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, T_A = +25°C.)$ (Note 2)

PARAMETER	SYMBOL	CON	IDITIONS	MIN T	YP MAX	UNITS
SINGLE-ENDED INPUTS (I2CSE	L, LCCEN, (GPI, PWDN, MS/HVEN	N)			
High-Level Input Voltage	V _{IH1}			0.65 x V _{IOVDD}		V
Low-Level Input Voltage	V _{IL1}				0.35 x V _{IOVDD}	V
Input Current	I _{IN1}	$V_{IN} = 0V \text{ to } V_{IOVDD}$		-10	+20	μΑ
THREE-LEVEL LOGIC INPUTS	(CX/TP)					
High-Level Input Voltage	V _{IH}			0.7 x V _{IOVDD}		V
Low-Level Input Voltage	V _{IL}				0.3 x V _{IOVDD}	V
Mid-Level Input Current	I _{INM}	(Note 3)		-10	+10	μΑ
Input Current	I _{IN}			-150	+150	μΑ
SINGLE-ENDED OUTPUTS (DO	UT_, PCLKO	OUT)				
			DCS = 0	V _{IOVDD} - 0.3		.,
High-Level Output Voltage	V _{OH1}	$I_{OUT} = -2mA$	DCS = 1	V _{IOVDD} - 0.2		V
Law Lavel Output Valtage	.,,		DCS = 0		0.3	.,
Low-Level Output Voltage	V _{OL1}	I _{OUT} = 2mA	DCS = 1		0.2	V

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = V_{DVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, EP connected to PCB ground, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at <math>V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, T_A = +25°C.)$ (Note 2)

PARAMETER	SYMBOL		С	ONE	DITIONS	MIN	TYP	MAX	UNITS
			V _O = 0	0V,	$V_{IOVDD} = 3.0V \text{ to } 3.6V$	15	25	39	
		DOLLT	DCS =		$V_{IOVDD} = 1.7V \text{ to } 1.9V$	3	7	13	
		DOUT_	V _O = 0	0V,	$V_{IOVDD} = 3.0V \text{ to } 3.6V$	20	35	63	
			DCS =		$V_{IOVDD} = 1.7V \text{ to } 1.9V$	5	10	21] ,
Output Short-Circuit Current	I _{OS}		V _O = 0	0V,	$V_{IOVDD} = 3.0V \text{ to } 3.6V$	15	33	50	mA
		DOL KOLIT	DCS =	= 0	$V_{IOVDD} = 1.7V \text{ to } 1.9V$	5	10	17]
		PCLKOUT	V _O = 0	0V,	$V_{IOVDD} = 3.0V \text{ to } 3.6V$	30	54	97	
			DCS =		$V_{IOVDD} = 1.7V \text{ to } 1.9V$	9	16	32]
OPEN-DRAIN INPUTS/OUTPUTS	(GPIO0/DE	BL, GPIO1/E	SWS, R	X/SI	DA/EDC, TX/SCL/ES, EF	RR, LOCK,	LFLT)		
High-Level Input Voltage	V _{IH2}					0.7 x V _{IOVDD}			V
Low-Level Input Voltage	V _{IL2}							0.3 x V _{IOVDD}	V
	I _{IN2}			RX/SDA, TX/SCL		-110		+5	
Input Current		(Note 4)		LOCK, ERR, GPIO_, LFLT		-80		+5	μΑ
				DBL, BWS, EDC, ES		-10		+20	
	V _{OL2}	0.00		$V_{1OVDD} = 1.7V \text{ to } 1.9V$				0.4	V
Low-Level Output Voltage		$I_{OUT} = 3mA$		V _{IO}	VDD = 3.0V to 3.6V			0.3	v
OUTPUT FOR REVERSE CONT	OL CHANN	IEL (IN+, IN	-)						
Differential High Output Peak Voltage, (V _{IN} +) - (V _{IN} -)	V _{ROH}	No high-sp	No high-speed data transmission (Figure 1)		30		60	mV	
Differential Low Output Peak Voltage, (V _{IN} +) - (V _{IN} -)	V _{ROL}	No high-sp	oeed da	ata tr	ransmission (Figure 1)	-60		-30	mV
DIFFERENTIAL INPUTS (IN+, IN-)	,				,			
Differential High Input Threshold		(E: 0)			detector, medium d (0x22 D[6:5] = 01)			60	
(Peak) Voltage, (V _{IN} +) - (V _{IN} -)	V _{IDH(P)}	(Figure 2)			detector, shold (0x22 D[6:5] = 00)			45	mV
Differential Low Input Threshold			Activity detector, medium threshold (0x22 D[6:5] = 01)		-60				
(Peak) Voltage, (V _{IN} +) - (V _{IN} -)	V _{IDL(P)}	(Figure 2)	Acti	Activity detector, medium threshold (0x22 D[6:5] = 00)		-45			mV
Input Common-Mode Voltage ((V _{IN} +) + (V _{IN} -))/2	V _{CMR}					1	1.3	1.6	V
Differential Input Resistance (Internal)	R _I					80	105	130	Ω

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = V_{DVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, EP connected to PCB ground, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at <math>V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, T_A = +25°C.)$ (Note 2)

PARAMETER	SYMBOL	CONE	DITIC	ONS	MIN	TYP	MAX	UNITS	
SINGLE-ENDED INPUTS (IN+,	IN-)								
Single-Ended High Input		Activity detector, medium threshold (0x22 D[6:5] = 01)		(0x22 D[6:5] = 01)				43	>/
Threshold (Peak) Voltage, (V _{IN} +) - (V _{IN} -)	V _{IDH(P)}	Activity detector, low to (0x22 D[6:5] = 00)	thres	hold			33	mV	
Single-Ended Low Input		Activity detector, med (0x22 D[6:5] = 01)	dium	threshold	-43				
Threshold (Peak) Voltage, (V _{IN} +) - (V _{IN} -)	V _{IDL(P)}	Activity detector, med (0x22 D[6:5] = 00)	dium	threshold	-33			mV	
Input Resistance (Internal)	R _I				40	52.5	65	Ω	
LINE FAULT DETECTION INPU	IT (LMN0, LM	N1)							
Short-to-GND Threshold	V _{TG}	Figure 2A					0.3	V	
Normal Threshold	V_{TN}	Figure 2A			0.57		1.07	V	
Open Threshold	V _{TO}	Figure 2A	Figure 2A		1.45		V _{IO} + 0.06	V	
Open Input Threshold	V _{IO}	Figure 2A			1.49		1.75	V	
Short-to-Battery Threshold	V _{TE}	Figure 2A			2.47			V	
POWER SUPPLY									
		BWS = 0, single output, f _{PCLKOUT} = 25MHz			42	65			
Worst-Case Supply Current		EQ off	f	PCLKOUT = 50MHz		61	90		
(Figure 3)	I _{WCS}	BWS = 0, double output, FPCLKOUT = 50MHz EQ off FPCLKOUT = 100MHz		PCLKOUT = 50MHz		42	70	mA mA	
					62	90]		
Sleep Mode Supply Current	Iccs					50	100	μΑ	
Power-Down Current	I _{CCZ}	PWDN = EP				15	70	μΑ	
ESD PROTECTION	, 002			•					
		Human Body Model, F	R _D =	1.5kΩ, $C_S = 100pF$		±8			
IN+, IN- (Note 5)		IEC 61000-4-2,		tact discharge		±10]	
	V _{ESD}	$R_D = 330\Omega$, $C_S = 150pF$	Air d	lischarge		±15		kV	
		ISO 10605,	Cont	tact discharge		±10			
		$R_D = 2k\Omega,$ $C_S = 330pF$		lischarge		±30			
All Other Pins (Note 6)	V _{ESD}	Human Body Model, F	$R_D =$	1.5kΩ, $C_S = 100pF$		±4		kV	

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

AC ELECTRICAL CHARACTERISTICS

 $(V_{AVDD} = V_{DVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, EP connected to PCB ground, T_A = -40°C \text{ to } +105°C$, unless otherwise noted. Typical values are at $V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V$, $V_{A} = +25°C$.)(Note 2)

PARAMETER	SYMBOL	СО	MIN	TYP	MAX	UNITS	
PARALLEL CLOCK OUTPUT (P	CLKOUT)						
		BWS = 0, DRS = 1		8.33		16.66	
		BWS = 0, DRS = 0	16.66		50		
Clock Frequency	f	BWS = 1, DRS = 1		6.25		12.5	MHz
Clock Frequency	^f PCLKOUT	BWS = 1, DRS = 0		12.5		37.5	IVII IZ
		BWS = 1, DRS = 0,	15-bit double input	25		75	
		BWS = 0, DRS = 0,	11-bit double input	33.33		100	
Clock Duty Cycle	DC	t _{HIGH} /t _T or t _{LOW} /t _T		40	50	60	%
Clock Jitter	tu	Period jitter, peak to 1.5Gbps, PRBS pat (Note 7)	o peak, spread off, ttern, UI = 1/f _{PCLKOUT}		0.05		UI
I ² C/UART PORT TIMING							
I ² C/UART Bit Rate				9.6		1000	kbps
Output Rise Time	t _R	30% to 70%, $C_L = \frac{1}{1}$ 1k Ω pullup to V_{IOVE}		20		120	ns
Output Fall Time	t _F	70% to 30%, $C_L = \frac{1}{1}$ 1k Ω pullup to V_{IOVE}	70% to 30%, $C_L = 10pF$ to 100pF, 1k Ω pullup to V_{10VDD}			120	ns
Input Setup Time	t _{SET}	I ² C only (Figure 5, I	Note 7)	100			ns
Input Hold Time	t _{HOLD}	I ² C only (Figure 5, I	Note 7)	0			ns
SWITCHING CHARACTERISTICS	*			•			
		20% to 80%,	DCS = 1, C _L = 10pF	0.4		2.2	
PCLKOUT Rise-and-Fall Time	+_ +_	V _{IOVDD} = 1.7V to 1.9V (Note 7)	$DCS = 0$, $C_L = 5pF$	0.5		2.8	no
1 CENCOT Hise-and-rail fillie	t _R , t _F	20% to 80%, V _{IOVDD} = 3.0V to 3.6V (Note 7)	DCS = 1, C _L = 10pF	0.25		1.7	ns
			DCS = 0, C _L = 5pF	0.3		2.0	
		20% to 80%,	DCS = 1, C _L = 10pF	0.5		3.1	
Parallel Data Rise-and-Fall Time	+_ +_	V _{IOVDD} = 1.7V to 1.9V (Note 7)	DCS = 0, C _L = 5pF	0.6		3.8	no
(Figure 6)	t _R , t _F	20% to 80%,	DCS = 1, C _L = 10pF	0.3		2.2	ns
		V _{IOVDD} = 3.0V to 3.6V (Note 7)	DCS = 0, C _L = 5pF	0.4		2.4	
Describitor Dela		(Figure 7,	Spread spectrum enabled			6960	D'1
Deserializer Delay	t _{SD}	Notes 7, 8)	Spread spectrum disabled		_	2160	Bits
Reverse Control-Channel Output Rise Time	t _R	No forward-channel data transmission (Figure 1, Note 7)		180		400	ns
Reverse Control-Channel Output Fall Time	t _F	No forward-channel data transmission (Figure 1, Note 7)		180		400	ns

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = V_{DVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, EP connected to PCB ground, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at <math>V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, T_A = +25°C.)$ (Note 2)


PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
GPI-to-GPO Delay	t _{GPIO}	Deserializer GPI to serializer GPO (cable delay not included) (Figure 8)				350	μs
Last Times	t _{LOCK} (Figure 9, Note 7)		Spread spectrum enabled			1.5	
Lock Time			Spread spectrum disabled			1	ms
Power-Up Time	t _{PU}	(Figure 10)				6	ms


- **Note 2:** Limits are 100% production tested at $T_A = +105^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.
- Note 3: To provide a midlevel, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current must be less than ±10µA.
- Note 4: I_{IN} min due to voltage drop across the internal pullup resistor.
- Note 5: Specified pin to ground.
- Note 6: Specified pin to all supply/ground.
- Note 7: Guaranteed by design and not production tested.
- **Note 8:** Measured in serial link bit times. Bit time = $1/(30 \times f_{PCLKOUT})$ for BWS = GND. Bit time = $1/(40 \times f_{PCLKOUT})$ for BWS = 1.


6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect


Typical Operating Characteristics


 $(V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V$, DBL = low, $T_A = +25$ °C, unless otherwise noted.)















6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect


Typical Operating Characteristics (continued)

 $(V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, DBL = low, T_A = +25$ °C, unless otherwise noted.)


SERIAL LINK SWITCHING PATTERN WITH 6dB PREEMPHASIS (PARALELL BIT RATE = 50MHz, 10m STP CABLE)




MAXIMUM PCLKOUT FREQUENCY vs. STP CABLE LENGTH (BER $\leq 10^{-10}$)




SERIAL LINK SWITCHING PATTERN WITH 6dB PREEMPHASIS (PARALELL BIT RATE = 50MHz, 20m COAX CABLE)



MAXIMUM PCLKOUT FREQUENCY vs. COAX CABLE LENGTH (BER $\leq 10^{-10}$)




MAXIMUM PCLKOUT FREQUENCY vs. Additional differential c_L (Ber $\leq 10^{-10})$



6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	GPIO1/BWS	GPIO/Bus Width Select Input. Function is determined by the state of LCCEN (Table 13). GPIO1 (LCCEN = high): Open-drain, general-purpose input/output with internal $60k\Omega$ pullup to IOVDD. BWS (LCCEN = low): Input with internal pulldown to EP. Set BWS = low for 22-bit input latch. Set BWS = high for 30-bit input latch.
2	GPIO0/DBL	GPIO/Double-Mode Input. Function is determined by the state of LCCEN (Table 13). GPIO0 (LCCEN = high): Open-drain, general-purpose input/output with internal $60k\Omega$ pullup to IOVDD. DBL (LCCEN = low): Input with internal pulldown to EP. Set DBL = high to use double-input mode. Set DBL = low to use single-input mode.
3	CX/TP	Coax/Twisted-Pair Three-Level Configuration Input (Table 8)
4	I2CSEL	I ² C Select. Control-channel interface protocol select input with internal pulldown to EP. Set I2CSEL = high to select I ² C slave interface. Set I2CSEL = low to select UART interface.

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

Pin Description (continued)

PIN	NAME	FUNCTION
5	LCCEN	Local Control-Channel Enable Input with Internal Pulldown to EP. LCCEN = high enables the control-channel interface pins. LCCEN = low disables the control-channel interface pins and selects an alternate function on the indicated pins (Table 13).
6, 48	AVDD	1.8V Analog Power Supply. Bypass AVDD to EP with 0.1µF and 0.001µF capacitors as close as possible to the device with the smaller capacitor closest to AVDD.
7	IN+	Noninverting Coax/Twisted-Pair Serial Input
8	IN-	Inverting Coax/Twisted-Pair Serial Input
9	GPI	General-Purpose Input. The GMSL deserializer GPI (or INT) input follows GPI.
10	RX/SDA/EDC	Receive/Serial Data/Error Detection Correction. Function is determined by the state of LCCEN (Table 13). RX/SDA (LCCEN = high): Input/output with internal $30k\Omega$ pullup to IOVDD. In UART mode, RX/SDA is the Rx input of the MAX9240's UART. In the I ² C mode, RX/SDA is the SDA input/output of the MAX9240's I ² C master/slave. RX/SDA has an open-drain driver and requires a pullup resistor. EDC (LCCEN = low): Input with internal pulldown to EP. Set EDC = high to enable error detection correction. Set EDC = low to disable error detection correction.
11	TX/SCL/ES	Transmit/Serial Clock/Edge Select. Function is determined by the state of LCCEN (Table 13). TX/SCL (LCCEN = high). Input/output with internal 30kΩ pullup to IOVDD. In UART mode, TX/SCL is the Tx output of the MAX9240's UART. In the I²C mode, TX/SCL is the SCL input/output of the MAX9240's I²C master/slave. TX/SCL has an open-drain driver and requires a pullup resistor. ES (LCCEN = low): Input with internal pulldown to EP. When ES is high, PCLKOUT indicates valid data on the falling edge of PCLKOUT. When ES is low, PCLKOUT indicates valid data on the rising edge of PCLKOUT. Do not change the ES input while the pixel clock is running.
12	DVDD	1.8V Digital Power Supply. Bypass DVDD to EP with 0.1µF and 0.001µF capacitors as close as possible to the device with the smaller value capacitor closest to DVDD.
13	PWDN	Active-Low Power-Down Input with Internal Pulldown to EP. Set PWDN low to enter power-down mode to reduce power consumption.
14	ERR	Error Output. Open-drain data error detection and/or correction indication output with internal $60k\Omega$ pullup to IOVDD. $\overline{\text{ERR}}$ is an open-drain driver and requires a pullup resistor.
15	LOCK	Open-Drain Lock Output with Internal $60k\Omega$ Pullup to IOVDD. LOCK = high indicates that PLLs are locked with correct serial-word-boundary alignment. LOCK = low indicates that PLLs are not locked or an incorrect serial-word-boundary alignment. LOCK remains low when the configuration link is active or during PRBS test. LOCK is high impedance when $\overline{\text{PWDN}}$ = low. LOCK is an open-drain driver and requires a pullup resistor.


6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

Pin Description (continued)

PIN	NAME	FUNCTION
16	LMN0	Line Fault Monitor Input 0 (see Figure 2A)
17	LMN1	Line Fault Monitor Input 1 (see Figure 2A)
18	LFLT	Active-Low Open-Drain Line Fault Output. $\overline{\text{LFLT}}$ has a 60k Ω internal pullup to IOVDD. LFLT = low indicates a line fault. $\overline{\text{LFLT}}$ is high impedance when $\overline{\text{PWDN}}$ = low.
19	DOUT24/VS1	Parallel Data/Vertical Sync 1 Output. Defaults to parallel data output on power-up. Parallel data output when VS/HS encoding is disabled. Decoded vertical sync for upper half of single-output when VS/HS encoding is enabled (Table 2).
20, 41	IOVDD	I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1µF and 0.001µF capacitors as close as possible to the device with the smallest value capacitor closest to IOVDD.
21	DOUT23/HS1	Parallel Data/Horizontal Sync 1 Output. Defaults to parallel data output on power-up. Parallel data output when VS/HS encoding is disabled. Decoded horizontal sync for upper half of single-output when VS/HS encoding is enabled (Table 2).
22	DOUT22/VS0	Parallel Data/Vertical Sync 0 Output. Defaults to parallel data output on power-up. Parallel data output when VS/HS encoding is disabled. Decoded vertical sync for lower half of single-output when VS/HS encoding is enabled (Table 2).
23	DOUT21/HS0	Parallel Data/Horizontal Sync 0 Output. Defaults to parallel data input on power-up. Parallel data output when VS/HS encoding is disabled. Decoded horizontal sync for lower half of single-output when VS/HS encoding is enabled (Table 2).
24–40, 42–45	DOUT20- DOUT0	Parallel Data Outputs
46	PCLKOUT	Parallel Clock Output. Latches parallel data into the input of another device.
47	MS/HVEN	Mode Select/HS and VS Encoding Enable with Internal Pulldown to EP. Function is determined by the state of LCCEN (Table 13). MS (LCCEN = high). Set MS = low to select base mode. Set MS = high to select the bypass mode. HVEN (LCCEN = low): Set HVEN = high to enable HS/VS encoding on DOUT_/HS_ and DOUT_/VS Set HVEN = low to use DOUT_/HS_ and DOUT_/VS_ as parallel data outputs.
_	EP	Exposed Pad. EP is internally connected to device ground. MUST connect EP to the PCB ground plane through an array of vias for proper thermal and electrical performance.

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

Functional Diagram



6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect




Figure 1. Reverse Control-Channel Output Parameters

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect




Figure 2. Test Circuit for Differential Input Measurement




Figure 2a. Line Fault

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect




Figure 3. Worst-Case Pattern Output




Figure 4. Parallel Clock Output High and Low Times




Figure 5. I2C Timing Parameters

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect




Figure 6. Output Rise-and-Fall Times




Figure 7. Deserializer Delay




Figure 8. GPI-to-GPO Delay

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect




Figure 9. Lock Time




Figure 10. Power-Up Delay

Detailed Description

The MAX9240 deserializer, when paired with the MAX9271 or MAX9273 serializer, provides the full set of operating features, but offers basic functionality when paired with any GMSL serializer.

The deserializer has a maximum serial-bit rate of 1.5Gbps for 15m or more of cable and operates up to a maximum output clock of 50MHz in 25-bit, single-output mode, or 75MHz to 100MHz in 15-bit/11-bit, double-output mode, respectively. This bit rate and output flexibility support a wide range of displays, from QVGA (320 x 240) to WVGA (800 x 480) and higher with 18-bit color, as well as megapixel image sensors. Input equalization, combined with GMSL serializer pre/deemphasis, extends the cable length and enhances link reliability

The control channel enables a μC to program the serializer and deserializer registers and program registers on peripherals. The control channel is also used to configure and access the GPIO. The μC can be located at either end of the link, or when using two μCs , at both ends. Two modes of control-channel operation are available. Base mode uses either I²C or GMSL UART protocol, while bypass mode uses a user-defined UART protocol. UART protocol allows full-duplex communication, while I²C allows half-duplex communication.

Spread spectrum is available to reduce EMI on the parallel output. The serial input complies with ISO 10605 and IEC 61000-4-2 ESD protection standards.

Register Mapping

Registers set the operating conditions of the deserializer and are programmed using the control channel in base mode. The deserializer holds its device address and the device address of the serializer it is paired with. Similarly, the serializer holds its device address and the address of the deserializer. Whenever a device address is changed, the new address should be written to both devices. The default device address of the deserializer is set by the CX/TP input and the default device address of any GMSL serializer is 0x80 (see Table 1 and Table 8). Registers 0x00 and 0x01 in both devices hold the device addresses.

Bit Map

The parallel output functioning and width depend on settings of the double-/single-output mode (DBL), HS/VS encoding (HVEN), error correction used (EDC), and bus width (BWS) pins. Table 2 lists the bit map for the control pin settings. Unused output bits are pulled low.

The parallel output has two output modes: single and double output. In single-output mode, the deserialized parallel data is clocked out every PCLKOUT cycle. The device accepts pixel clocks from 6.25MHz to 50MHz (Figures 11 and 12).

In double-output mode, the device splits deserialized data into two half-sized words that are output at twice the serial-word rate (Figures 13 and 14). The serializer/deserializer use pixel clock rates from 33.3MHz to 100MHz for 11-bit, double-output mode and 25MHz to 75MHz for 15-bit, double-output mode.

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect




Figure 11. Single-Output Waveform (Serializer Using Single Input)




Figure 12. Single-Output Waveform (Serializer Using Double Input)

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect




Figure 13. Double-Output Waveform (Serializer Using Single Input)




Figure 14. Double-Output Waveform (Serializer Using Double Input)

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

Table 1. Power-Up Default Register Map (see Table 16)

REGISTER ADDRESS (hex)	POWER-UP DEFAULT (hex)	POWER-UP DEFAULT SETTINGS (MSB FIRST)
0x00	0x80	SERID = 1000000, serializer device address RESERVED = 0
0x01	0x90 or 0x92	DESID = 1001000 (CX/TP = high or low), DESID = 1001001 (CX/TP = midlevel), deserializer device address is determined by the state of the CX/TP input at power-up CFGBLOCK = 0, registers 0x00 to 0x1F are read/write
0x02	0x1F	SS = 00, spread spectrum disabled RESERVED = 01 PRNG = 11, automatically detect the pixel clock range SRNG = 11, automatically detect serial-data rate
0x03	0x00	AUTOFM = 00, calibrate spread-modulation rate only once after locking RESERVED = 0 SDIV = 00000, autocalibrate sawtooth divider
0x04	0x07	LOCKED = 0, LOCK output is low (read only) OUTENB = 0, output enabled PRBSEN = 0, PRBS test disabled SLEEP = 0, sleep mode deactivated (see the <i>Link Startup Procedure</i> section) INTTYPE = 01, base mode uses UART REVCCEN = 1, reverse control channel active (sending) FWDCCEN = 1, forward control channel active (receiving)
0x05	0x24	I2CMETHOD = 0, I2C master sends the register address DCS = 0, normal parallel output driver current HVTRMODE = 1, full periodic HS/VS tracking ENEQ = 0, equalizer disabled EQTUNE = 1001, 10.7dB equalization
0x06	0x02 or 0x22	RESERVED = 00X00010
0x07	0xXX	DBL = 0 or 1, single-/double-input mode setting determined by the state of LCCEN and GPIO0/DBL at startup DRS = 0, high data-rate mode BWS = 0 or 1, bit width setting determined by the state of LCCEN and GPIO1/BWS at startup ES = 0 or 1, edge-select input setting determined by the state of LCCEN and TX/SCL/ES at startup HVTRACK = 0 or 1, HS/VS tracking setting determined by the state of LCCEN and MS/HVEN at startup HVEN = 0 or 1, HS/VS tracking encoding setting determined by the state of LCCEN and MS/HVEN at startup EDC = 00 or 10, error-detection/correction setting determined by the state of LCCEN and RX/SDA/EDC at startup

6.25MHz to 100MHz, 25-Bit GMSL Deserializer for Coax or STP Cable With Line Fault Detect

Table 1. Power-Up Default Register Map (see Table 16) (continued)

	- I	
REGISTER ADDRESS (hex)	POWER-UP DEFAULT (hex)	POWER-UP DEFAULT SETTINGS (MSB FIRST)
0x08	0x00	INVVS = 0, deserializer does not invert VSYNC INVHS = 0, deserializer does not invert HSYNC RESERVED = 0 UNEQDBL = 0, serializer DBL is not the same as deserializer DISSTAG = 0, outputs are staggered AUTORST = 0, error registers/output autoreset disabled ERRSEL = 00, detected errors trigger ERR
0x09	0x00	I2CSCRA = 0000000, I ² C address translator source A is 0x00 RESERVED = 0
0x0A	0x00	I2CDSTA = 0000000, I ² C address translator destination A is 0x00 RESERVED = 0
0x0B	0x00	I2CSCRB = 0000000, I ² C address translator source B is 0x00 RESERVED = 0
0x0C	0x00	I2CDSTB = 0000000, I ² C address translator destination B is 0x00 RESERVED = 0
0x0D	0x36	I2CLOCACK = 0, acknowledge not generated when forward channel is not available I2CSLVSH = 01, 469ns/234ns I ² C setup/hold time I2CMSTBT = 101, 339kbps (typ) I ² C-to-I ² C master bit-rate setting I2CSLVTO = 10, 1024µs (typ) I ² C-to-I ² C slave remote timeout
0x0E	0x6A	RESERVED = 01 GPIEN = 1, enable GPI-to-GPO signal transmission to serializer GPIIN = 0, GPI input is low (read only) GPIO1OUT = 1, set GPIO1 to high GPIO1IN = 0, GPIO1 input is low (read only) GPIO0OUT = 1, set GPIO0 to high GPIO0IN = 0, GPIO0 input is low (read only)
0x0F	0x00	DETTHR = 00000000, error threshold set to zero for detected errors
0x10	0x00 (read only)	DETERR = 00000000, zero errors detected
0x11	0x00	CORRTHR = 00000000, error threshold set to zero for corrected errors
0x12	0x00 (read only)	CORRERR = 00000000, zero errors corrected
0x13	0x00 (read only)	PRBSERR = 00000000, zero PRBS errors detected
0x14	0x0A (read only)	PRBSOK = 0, PRBS test not completed RESERVED = 000 LFNEG = 10, no faults detected LFPOS = 10, no faults detected
0x15	0x2X	RESERVED = 00100XXX
0x16	0x30	RESERVED = 00110000
0x17	0x54	RESERVED = 01010100
0x18	0x30	RESERVED = 00110000
0x19	0xC8	RESERVED = 11001000