

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## 16-Bit GMSL Serializer with Coax or STP Cable Drive

#### **General Description**

#### **Benefits and Features**

The MAX9271 compact serializer is designed to drive  $50\Omega$  coax or  $100\Omega$  shielded twisted-pair (STP) cable. The device pairs with the MAX9272 deserializer.

The parallel input is programmable for single or double input. Double input allows higher pixel clock input frequency by registering two pixels of typical image-sensor video data before serializing. This doubles the maximum pixel clock frequency compared to single input.

The device features an embedded control channel that operates at 9.6kbps to 1Mbps in UART and mixed UART/ I²C modes, and up to 400kbps in I²C mode. Using the control channel, a microcontroller ( $\mu$ C) is capable of programming serializer, deserializer, and camera (or any peripheral) registers at any time, independent of video timing. There is one dedicated GPIO, four optional GPIOs, and a GPO output, allowing remote power-up of a camera module, camera frame synchronization, and other uses. Error-detection and correction coding are programmable.

For driving longer cables, the device has programmable pre/deemphasis. Programmable spread spectrum is available on the serial output. The serial output meets ISO 10605 and IEC 61000-4-2 ESD standards. The core supply range is 1.7V to 1.9V and the I/O supply range is 1.7V to 3.6V. The device is available in a 32-pin (5mm x 5mm) TQFN-EP package with 0.5mm lead pitch and operates over the -40°C to +105°C temperature range.

### **Applications**

Automotive Camera Systems

<u>Ordering Information</u> and <u>Typical Application Circuit</u> appear at end of data sheet.

♦ Ideal for Camera Applications

- $\diamond$  Drives Low-Cost 50 $\Omega$  Coax Cable and FAKRA Connectors or 100 $\Omega$  STP
- ♦ Error Detection/Correction
- ♦ 9.6kbps to 1Mbps Control Channel in I<sup>2</sup>C-to-I<sup>2</sup>C
  Mode with Clock Stretch Capability
- ♦ Best-in-Class Supply Current: 75mA (max)
- ♦ Double-Rate Clock for Megapixel Cameras
- ♦ Serializer Pre/Deemphasis Allows 15m Cable at Full Speed
- → 32-Pin (5mm x 5mm) TQFN Package with 0.5mm Lead Pitch
- High-Speed Data Serialization for Megapixel Cameras
  - Up to 1.5Gbps Serial-Bit Rate with Single or Double Input: 6.25MHz to 100MHz Clock
- Multiple Control-Channel Modes for System Flexibility
  - ♦ 9.6kbps to 1Mbps Control Channel in UART-to-UART or UART-to-I<sup>2</sup>C Modes
- **♦ Reduces EMI and Shielding Requirements** 
  - ♦ Output Programmable for 100mV to 500mV Single-Ended or 100mV to 400mV Differential
  - ♦ Programmable Spread Spectrum on the Serial Output Reduces EMI
  - ♦ Bypassable Input PLL for Parallel Clock Jitter Attenuation
- Peripheral Features for Camera Power-Up and Verification
  - Built-In PRBS Generator for BER Testing of the Serial Link
  - ♦ Up to Five GPIO Ports
  - ♦ Dedicated "Up/Down" GPO for Camera Frame Sync Trigger and Other Uses
  - ♦ Remote/Local Wake-Up from Sleep Mode
- Meets Rigorous Automotive and Industrial Requirements
  - → -40°C to +105°C Operating Temperature

  - ±10kV Contact and ±30kV Air ISO 10605 ESD Protection

For related parts and recommended products to use with this part, refer to <a href="https://www.maximintegrated.com/MAX9271.related">www.maximintegrated.com/MAX9271.related</a>.

# 16-Bit GMSL Serializer with Coax or STP Cable Drive

#### **TABLE OF CONTENTS**

General Description	. 1
Applications	. 1
Benefits and Features	. 1
Absolute Maximum Ratings	. 6
Package Thermal Characteristics	. 6
DC Electrical Characteristics	. 6
Typical Operating Characteristics	10
Pin Configuration	11
Pin Description	11
Functional Diagram	13
Detailed Description	18
Register Mapping	18
Input Bit Map	18
Serial Link Signaling and Data Format	23
Reverse Control Channel	23
Data-Rate Selection	23
Control Channel and Register Programming	23
UART Interface	23
Interfacing Command-Byte-Only I <sup>2</sup> C Devices with UART	26
UART Bypass Mode	26
I <sup>2</sup> C Interface	27
START and STOP Conditions	27
Bit Transfer	27
Acknowledge	27
Slave Address	29
Bus Reset	29
Format for Writing	29
Format for Reading	
I <sup>2</sup> C Communication with Remote-Side Devices	
I <sup>2</sup> C Address Translation	30
I <sup>2</sup> C Broadcast Mode	
GPO/GPI Control	
Pre/Deemphasis Driver	
Spread Spectrum	
Manual Programming of the Spread-Spectrum Divider	
Additional Error Detection and Correction	
Cyclic Redundancy Check (CRC)	33
Maxim Integrated	2

3

# 16-Bit GMSL Serializer with Coax or STP Cable Drive

TABLE OF CONTENTS (continu	ed)
Hamming Code	
HS/VS Encoding and/or Tracking	
Serial Output	
Coax-Mode Splitter	
Configuration Inputs (CONF1, CONF0)	
Sleep Mode	
Power-Down Mode	
Configuration Link	
Link Startup Procedure	
Applications Information	
PRBS Test	
Error Generator	
Dual μC Control	
Jitter-Filtering PLL	
PCLKIN Spread Tracking	
Changing the Clock Frequency	
Providing a Frame Sync (Camera Applications)	
Software Programming of the Device Addresses	
Three-Level Configuration Inputs	
Configuration Blocking	
Compatibility with Other GMSL Devices	
GPIOs	
Local Control-Channel Enable (LCCEN)	
Internal Input Pulldowns	
Choosing I <sup>2</sup> C/UART Pullup Resistors	
AC-Coupling	
Selection of AC-Coupling Capacitors	
Power-Supply Circuits and Bypassing	
Power-Supply Table	
Cables and Connectors	
Board Layout	
ESD Protection	
Typical Application Circuit	
Ordering Information	
Chip Information	
Package Information	
Revision History	

# 16-Bit GMSL Serializer with Coax or STP Cable Drive

#### **LIST OF FIGURES**

Figure 1. Serial-Output Parameters	14
Figure 2. Output Waveforms at OUT+, OUT	14
Figure 3. Single-Ended Output Template	14
Figure 4. Worst-Case Pattern Input	14
Figure 5. Parallel Clock Input Requirements	15
Figure 6. I <sup>2</sup> C Timing Parameters	15
Figure 7. Differential Output Template	15
Figure 8. Input Setup and Hold Times	16
Figure 9. GPI-to-GPO Delay	16
Figure 10. Serializer Delay	17
Figure 11. Link Startup Time	17
Figure 12. Power-Up Delay	18
Figure 13. Single-Input Waveform (Latch on Rising Edge of PCLKIN Selected)	22
Figure 14. Single-Input Function Block	22
Figure 15. Double-Input Function Block	22
Figure 16. Double-Input Waveform (Latch on Rising Edge of PCLKIN Selected)	23
Figure 17. Serial-Data Format	24
Figure 18. GMSL UART Protocol for Base Mode	25
Figure 19. GMSL UART Data Format for Base Mode	25
Figure 20. SYNC Byte (0x79)	25
Figure 21. ACK Byte (0xC3)	25
Figure 22. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)	26
Figure 23. Format Conversion Between GMSL UART and I $^2$ C with Register Address (I2CMETHOD = 1)	27
Figure 24. START and STOP Conditions	28
Figure 25. Bit Transfer	28
Figure 26. Acknowledge	28
Figure 27. Slave Address	29
Figure 28. Format for I <sup>2</sup> C Write	29
Figure 29. Format for Write to Multiple Registers	29
Figure 30. Format for I <sup>2</sup> C Read	30
Figure 31. 2:1 Coax-Mode Splitter Connection Diagram	34
Figure 32. Coax-Mode Connection Diagram	34
Figure 33. State Diagram, All Applications	36
Figure 34. Human Body Model ESD Test Circuit	40
Figure 35. IEC 61000-4-2 Contact Discharge ESD Test Circuit	40
Figure 36. ISO 10605 Contact Discharge ESD Test Circuit	40

## 16-Bit GMSL Serializer with Coax or STP Cable Drive

## **LIST OF TABLES**

## 16-Bit GMSL Serializer with Coax or STP Cable Drive

#### **ABSOLUTE MAXIMUM RATINGS\***

AVDD to EP0.5V to +1.9V	Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
DVDD to EP0.5V to +1.9V	TQFN (derate 34.5mW/°C above +70°C)2758.6mW
IOVDD to EP0.5V to +3.9V	Junction Temperature+150°C
OUT+, OUT- to EP0.5V to +1.9V	Operating Temperature Range40°C to +105°C
All other pins to EP0.5V to (V <sub>IOVDD</sub> + 0.5V)	Storage Temperature Range65°C to +150°C
OUT+, OUT- short circuit to ground or supply Continuous	Lead Temperature (soldering, 10s)+300°C
	Soldering Temperature (reflow)+260°C

<sup>\*</sup>EP connected to PCB ground.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **PACKAGE THERMAL CHARACTERISTICS (Note 1)**

TOFN

Junction-to-Ambient Thermal Resistance (θ<sub>JC</sub>).......1.7°C/W Junction-to-Case Thermal Resistance (θ<sub>JC</sub>).......1.7°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{AVDD} = V_{DVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, EP connected to PCB ground (GND), T_A = -40°C to +105°C, unless otherwise noted. Typical values are at <math>V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, T_A = +25°C.)$ 

PARAMETER	SYMBOL	СО	NDITIONS	MIN	TYP	MAX	UNITS
SINGLE-ENDED INPUTS (LCC	EN, DIN_, PC	LKIN, HS, VS, MS/H	HVEN, PWDN)				
High-Level Input Voltage	V <sub>IH1</sub>			0.65 x V <sub>IOVDD</sub>			٧
Low-Level Input Voltage	V <sub>IL1</sub>					0.35 x V <sub>IOVDD</sub>	V
Input Current	I <sub>IN1</sub>	$V_{IN} = 0V \text{ to } V_{IOVD}$	D	-10		20	μΑ
THREE-LEVEL LOGIC INPUTS	(CONF0, CO	NF1)					
High-Level Input Voltage	V <sub>IH</sub>			0.7 x V <sub>IOVDD</sub>			V
Low-Level Input Voltage	V <sub>IL</sub>					0.3 x V <sub>IOVDD</sub>	V
Midlevel Input Current	I <sub>INM</sub>	(Note 2)		-10		+10	μΑ
Input Current	I <sub>IN</sub>			-150		+150	μΑ
SINGLE-ENDED OUTPUT (GP	0)						
High-Level Output Voltage	V <sub>OH1</sub>	I <sub>OUT</sub> = -2mA		V <sub>IOVDD</sub> - 0.2			V
Low-Level Output Voltage	V <sub>OL1</sub>	I <sub>OUT</sub> = 2mA				0.2	V
Output Short-Circuit Current	laa	\/a = 0\/	$V_{IOVDD} = 3.0V \text{ to } 3.6V$	16	35	64	A
	los	$V_{O} = 0V$ $V_{IOVDD} = 1.7V \text{ to } 1.9V$		3	12	21	mA

## 16-Bit GMSL Serializer with Coax or STP Cable Drive

### **DC ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVDD} = V_{DVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, EP connected to PCB ground (GND), } T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, T_A = +25^{\circ}\text{C.})$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
OPEN-DRAIN INPUTS/OUTPUT	S (RX/SDA/E	DC, TX/SCL/DBL,	, GPIO_)	•			
High-Level Input Voltage	V <sub>IH2</sub>			0.7 x V <sub>IOVDD</sub>			V
Low-Level Input Voltage	V <sub>IL2</sub>					0.3 x V <sub>IOVDD</sub>	V
			RX/SDA, TX/SCL	-110		+1	
Input Current	I <sub>IN2</sub>	(Note 3)	GPIO_	-80		+1	μΑ
			EDC, DBL, BWS	-10		+20	
Low-Level Output Voltage	V	I <sub>OUT</sub> = 3mA	$V_{IOVDD} = 1.7V \text{ to } 1.9V$			0.4	V
Low-Level Output Voltage	V <sub>OL2</sub>	1001 = 21114	$V_{IOVDD} = 3.0V \text{ to } 3.6V$			0.3	V
DIFFERENTIAL SERIAL OUTPL	JTS (OUT+, 0	OUT-)					
		Preemphasis off	(Figure 1)	300	400	500	
Differential Output Voltage	V <sub>OD</sub>	3.3dB preempha	sis setting (Figure 2)	350		610	) mV
		3.3dB deemphas	sis setting (Figure 2)	240		425	
Change in V <sub>OD</sub> Between Complementary Output States	ΔV <sub>OD</sub>					25	mV
Output Offset Voltage, (V <sub>OUT+</sub> + V <sub>OUT-</sub> )/2 = V <sub>OS</sub>	V <sub>OS</sub>	Preemphasis off		1.1	1.4	1.56	٧
Change in V <sub>OS</sub> between Complementary Output States	ΔV <sub>OS</sub>					25	mV
		V <sub>OUT+</sub> or V <sub>OUT-</sub>	= 0V	-62			
Output Short-Circuit Current	los	V <sub>OUT+</sub> or V <sub>OUT-</sub>	= 1.9V			25	mA
Magnitude of Differential Output Short-Circuit Current	I <sub>OSD</sub>	V <sub>OD</sub> = 0V				25	mA
Output Termination Resistance (Internal)	Ro	From V <sub>OUT+</sub> , V <sub>O</sub>	<sub>UT-</sub> to V <sub>AVDD</sub>	45	54	63	Ω
SINGLE-ENDED SERIAL OUTP	UTS (OUT+,	OUT-)					
		Preemphasis off,	high drive (Figure 3)	375	500	625	
Single-Ended Output Voltage	V <sub>OUT</sub>	3.3dB preempha (Figure 2)	sis setting, high drive	435		765	mV
		3.3dB deemphas (Figure 2)	sis setting, high drive	300		535	
0 1 10 10 10		V <sub>OUT+</sub> or V <sub>OUT-</sub>	= 0V	-69			
Output Short-Circuit Current	I <sub>OS</sub>	V <sub>OUT+</sub> or V <sub>OUT-</sub>				32	mA
Output Termination Resistance (Internal)	R <sub>O</sub>	From V <sub>OUT+</sub> , V <sub>O</sub>		45	54	63	Ω

## 16-Bit GMSL Serializer with Coax or STP Cable Drive

#### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = V_{DVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential), EP connected to PCB ground (GND), } T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, T_A = +25^{\circ}\text{C.})$ 

PARAMETER	SYMBOL	co	ONDITIONS	MIN	TYP	MAX	UNITS
REVERSE CONTROL-CHANNI	L RECEIVER	OUTPUTS (OUT+	, OUT-)				
High Switching Threshold	V <sub>CHR</sub>					27	mV
Low Switching Threshold	V <sub>CLR</sub>			-27			mV
POWER SUPPLY							_
		Single input,	f <sub>PCLKIN</sub> = 25MHz		44	65	
Worst-Case Supply Current	huaa	BWS = 0	f <sub>PCLKIN</sub> = 50MHz		46	75	mA
(Figure 4)	lwcs	Double input,	f <sub>PCLKIN</sub> = 50MHz		45	65	
		BWS = 0	f <sub>PCLKIN</sub> = 100MHz		56	75	
Sleep Mode Supply Current	Iccs	Single wake-up re	eceiver enabled		40	100	μΑ
Power-Down Supply Current	Iccz	PWDN = EP			5	70	μΑ
ESD PROTECTION							
		Human Body Mod C <sub>S</sub> = 100pF	del, $R_D = 1.5k\Omega$ ,		±8		
		IEC 61000-4-2,	Contact discharge		±10		
OUT+, OUT- (Note 4)	V <sub>ESD</sub>	$R_D = 330\Omega,$ $C_S = 150pF$	Air discharge		±15		kV
		ISO 10605,	Contact discharge		±10		
		$R_D = 2k\Omega$ , $C_S = 330pF$ Air discharge	Air discharge		±30		
All Other Pins (Note 5)	V <sub>ESD</sub>	Human Body Mod C <sub>S</sub> = 100pF	del, $R_D = 1.5k\Omega$ ,		±4		kV

#### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{DVDD} = V_{AVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, EP connected to PCB ground (GND), } T_A = -40°C \text{ to } +105°C, \text{ unless otherwise noted.}$  Typical values are at  $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V, T_A = +25°C)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
CLOCK INPUT (PCLKIN)							
		BWS = 1, DRS = 1	6.25		12.5		
		BWS = 0, DRS = 1	8.33		16.66		
Clock Froguency	<sup>f</sup> PCLKIN	BWS = 1, DRS = 0	12.5		37.5	37.5 MHz	
Clock Frequency		BWS = 0, DRS = 0	16.66		50		
		BWS = 1, DRS = 0, 15-bit double input	25		75		
		BWS = 0, DRS = 0, 11-bit double input	33.33		100		
Clock Duty Cycle	DC_	t <sub>HIGH</sub> /t <sub>T</sub> or t <sub>LOW</sub> /t <sub>T</sub> (Figure 5, Note 6)	35	50	65	%	
Clock Transition Time	t <sub>R</sub> , t <sub>F</sub> _	(Figure 5, Note 6)			4	ns	
Clock Jitter	tJ	1.5Gbps bit rate, 300kHz sinusoidal jitter			800	ps (pk-pk)	

## 16-Bit GMSL Serializer with Coax or STP Cable Drive

#### **AC ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DVDD} = V_{AVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, EP connected to PCB ground (GND), T<sub>A</sub> = -40°C to +105°C, unless otherwise noted. Typical values are at <math>V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V, T_A = +25°C)$ 


PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
I <sup>2</sup> C/UART AND GPIO PORT TIMI	NG						
I <sup>2</sup> C/UART Bit Rate				9.6		1000	kbps
Output Rise Time	t <sub>R</sub>	30% to 70%. 1kΩ pullup to	, $C_L = 10$ pF to 100pF, o IOVDD	20		120	ns
Output Fall Time	t <sub>F</sub>	70% to 30%. 1kΩ pullup to	, $C_L = 10pF$ to 100pF, o IOVDD.	20		120	ns
Input Setup Time	t <sub>SET</sub>	I <sup>2</sup> C only (Fig	ure 6, Note 6)	100			ns
Input Hold Time	t <sub>HOLD</sub>	I <sup>2</sup> C only (Fig	ure 6, Note 6)	0			ns
SWITCHING CHARACTERISTIC	S (Note 6)						,
Differential Output Rise/Fall Time	t <sub>R</sub> , t <sub>F</sub>	20% to 80%, serial-bit rate	$V_{OD} \ge 400 Mv, R_L = 100 \Omega,$ e = 1.5Gbps			250	ps
Total Serial Output Jitter (Differential Output)	<sup>t</sup> TSOJ1		BS signal, measured at fferential, preemphasis gure 7)		0.25		UI
Deterministic Serial Output Jitter (Differential Output)	<sup>t</sup> DSOJ2		BS signal, measured at fferential, preemphasis gure 7)		0.15		UI
Total Serial Output Jitter (Single-Ended Output)	t <sub>TSOJ1</sub>		BS signal, measured at V <sub>O</sub> /2, s disabled (Figure 3)		0.25		UI
Deterministic Serial Output Jitter (Single-Ended Output)	t <sub>DSOJ2</sub>		BS signal, measured at V <sub>O</sub> /2, s disabled (Figure 3)		0.15		UI
Parallel Data Input Setup Time	t <sub>SET</sub>	(Figure 8)		2			ns
Parallel Data Input Hold Time	t <sub>HOLD</sub>	(Figure 8)		1			ns
GPI-to-GPO Delay	t <sub>GPIO</sub>	Deserializer GPI to serializer GPO (Figure 9)				350	μs
Serializer Delay (Note 7)	t <sub>SD</sub>	(Figure 10) Spread spectrum enabled Spread spectrum disabled				6880 3040	Bits
Link Start Time	t <sub>LOCK</sub>	(Figure 11)				2	ms
Power-Up Time	t <sub>PU</sub>	(Figure 12)			-	7	ms


- Note 2: To provide a midlevel, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current must be less than ±10µA.
- Note 3:  $I_{IN}$  min due to voltage drop across the internal pullup resistor.
- Note 4: Specified pin to ground.
- Note 5: Specified pin to all supply/ground.
- Note 6: Guaranteed by design and not production tested.
- Note 7: Measured in serial link bit times. Bit time = 1/(30 x f<sub>PCLKIN</sub>) for BWS = 0. Bit time = 1/(40 x f<sub>PCLKIN</sub>) for BWS = 1.


## 16-Bit GMSL Serializer with Coax or **STP Cable Drive**

### **Typical Operating Characteristics**


 $(V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, DBL = low, T_A = +25$ °C, unless otherwise noted.)









**OUTPUT POWER SPECTRUM vs. PCLKIN** FREQUENCY (VARIOUS SPREAD) 0 fpci kin = 50MHz -10









**SERIAL LINK SWITCHING PATTERN WITH 6dB PREEMPHASIS** (PARALLEL BIT RATE = 50MHz, 20m COAX CABLE)













#### **MAXIMUM PCLKIN FREQUENCY vs.** ADDITIONAL DIFFERENTIAL CL (BER < 10-10)



# 16-Bit GMSL Serializer with Coax or STP Cable Drive

### **Pin Configuration**



## **Pin Description**

PIN	NAME	FUNCTION
1–4, 26, 27, 28, 30, 31, 32	DIN0-DIN9	Parallel Data Inputs with Internal Pulldown to EP
5, 22	AVDD	1.8V Analog Power Supply. Bypass AVDD to EP with 0.1µF and 0.001µF capacitors as close as possible to the device with the smaller capacitor closest to AVDD.
6–9	DIN10/ GPIO2-DIN13/ GPIO5	Parallel Data Inputs/GPIO. Defaults to parallel data input on power-up. Parallel data input has internal pulldown to EP. GPIO_ has an open-drain output with internal $60\text{k}\Omega$ pullup to IOVDD. See Table 1 for programming details.
10	DIN14/HS	Parallel Data Input/Horizontal Sync with Internal Pulldown to EP. Defaults to parallel data input on power-up.  Horizontal sync input when VS/HS encoding is enabled (Table 2).
11	DIN15/VS	Parallel Data Input/Vertical Sync with Internal Pulldown to EP. Defaults to parallel data input on power-up.  Vertical sync input when VS/HS encoding is enabled (Table 2).
12	IOVDD	I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1µF and 0.001µF capacitors as close as possible to the device with the smallest value capacitor closest to IOVDD.


# 16-Bit GMSL Serializer with Coax or STP Cable Drive

## Pin Description (continued)

PIN	NAME	FUNCTION
13	GPO	General-Purpose Output. GPO follows the GMSL deserializer GPI (or INT) input. GPO = low upon power-up and when $\overline{PWDN}$ = low.
14	GPIO1/BWS	GPIO/Bus Width Select Input. Function is determined by the state of LCCEN (Table 13). GPIO1 (LCCEN = high): Open-drain, general-purpose input/output with internal $60k\Omega$ pullup to IOVDD. BWS (LCCEN = low): Input with internal pulldown to EP. Set BWS = low for 22-bit input latch. Set BWS = high for 30-bit input latch.
15	MS/HVEN	Mode Select/HS and VS Encoding Enable with Internal Pulldown to EP. Function is determined by the state of LCCEN (Table 13).  MS (LCCEN = high): Set MS = low to select base mode. Set MS = high to select the bypass mode.  HVEN (LCCEN = low): Set HVEN = high to enable HS/VS encoding on DIN14/HS and DIN15/VS. Set HVEN = low to use DIN14/HS and DIN15/VS as parallel data inputs.
16	PWDN	Active-Low, Power-Down Input with Internal Pulldown to EP. Set PWDN low to enter power-down mode to reduce power consumption.
17	LCCEN	Local Control-Channel Enable Input with Internal Pulldown to EP. LCCEN = high enables the control-channel interface pins. LCCEN = low disables the control-channel interface pins and selects an alternate function on the indicated pins (Table 13).
18	CONF0	Configuration 0. Three-level configuration input (Table 9).
19	CONF1	Configuration 1. Three-level configuration input (Table 9).
20	OUT-	Inverting Coax/Twisted-Pair Serial Output
21	OUT+	Noninverting Coax/Twisted-Pair Serial Output
23	RX/SDA/EDC	Receive/Serial Data/Error-Detection/Correction. Function is determined by the state of LCCEN (Table 13).  RX/SDA (LCCEN = high): Input/output with internal 30kΩ pullup to IOVDD. In UART mode, RX/SDA is the Rx input of the serializer's UART. In I²C mode, RX/SDA is the SDA input/output of the serializer's I²C master/slave. RX/SDA has an open-drain driver and requires a pullup resistor.  EDC (LCCEN = low): Input with internal pulldown to EP. Set EDC = high to enable error-detection correction.
24	TX/SCL/DBL	Transmit/Serial Clock/Double Mode. Function is determined by the state of LCCEN (Table 13).  TX/SCL (LCCEN = high): Input/output with internal 30kΩ pullup to IOVDD. In UART mode, TX/SCL is the Tx output of the serializer's UART. In the I²C mode, TX/SCL is the SCL input/output of the serializer's I²C master/slave. TX/SCL has an open-drain driver and requires a pullup resistor.  DBL (LCCEN = low): Input with internal pulldown to EP. Set DBL = high to use double-input mode. Set DBL = low to use single-input mode.
25	PCLKIN	Parallel Clock Input with Internal Pulldown to EP. Latches parallel data inputs and provides the PLL reference clock.
29	DVDD	1.8V Digital Power Supply. Bypass DVDD to EP with 0.1µF and 0.001µF capacitors as close as possible to the device with the smaller value capacitor closest to DVDD.
_	EP	Exposed Pad. EP is internally connected to device ground. <b>MUST</b> connect EP to the PCB ground plane through an array of vias for proper thermal and electrical performance.

# 16-Bit GMSL Serializer with Coax or STP Cable Drive

### **Functional Diagram**



## 16-Bit GMSL Serializer with Coax or STP Cable Drive




Figure 1. Serial-Output Parameters




Figure 2. Output Waveforms at OUT+, OUT-




Figure 3. Single-Ended Output Template




Figure 4. Worst-Case Pattern Input

# 16-Bit GMSL Serializer with Coax or STP Cable Drive




Figure 5. Parallel Clock Input Requirements




Figure 6. I<sup>2</sup>C Timing Parameters




Figure 7. Differential Output Template

# 16-Bit GMSL Serializer with Coax or STP Cable Drive




Figure 8. Input Setup and Hold Times




Figure 9. GPI-to-GPO Delay

# 16-Bit GMSL Serializer with Coax or STP Cable Drive




Figure 10. Serializer Delay




Figure 11. Link Startup Time

## 16-Bit GMSL Serializer with Coax or STP Cable Drive




Figure 12. Power-Up Delay

#### **Detailed Description**

The MAX9271 serializer, when paired with the MAX9272 deserializer, provides the full set of operating features, but offers basic functionality when paired with any GMSL deserializer.

The serializer has a maximum serial-bit rate of 1.5Gbps for 15m or more of cable and operates up to a maximum input clock of 50MHz in 16-bit, single-input mode, or 75MHz/100MHz in 15-bit/11-bit, double-input mode, respectively. Pre/deemphasis, along with the GMSL deserializer channel equalizer, extends the link length and enhances link reliability.

The control channel enables a  $\mu C$  to program serializer and deserializer registers and program registers on peripherals. The  $\mu C$  can be located at either end of the link or at both ends. Two modes of control-channel operation are available with associated protocols and data formats. Base mode uses either I<sup>2</sup>C or GMSL UART protocol, while bypass mode uses a user-defined UART protocol.

Spread spectrum is available to reduce EMI on the serial output. The serial output complies with ISO 10605 and IEC 61000-4-2 ESD protection standards.

#### Register Mapping

Registers set the operating conditions of the serializer and are programmed using the control channel in base mode. The serializer holds its device address and the device address of the deserializer it is driving. Similarly, the driven deserializer holds its device address and the address of the serializer by which it is driven. Whenever a device address is changed, the new address should be written to both devices. The default device address of the MAX9271 serializer (or any GMSL serializer) is 0x80 and the default device address of any GMSL deserializer is 0x90 (Table 1). Registers 0x00 and 0x01 in both devices hold the device addresses.

#### **Input Bit Map**

The parallel input functioning and width depends on settings of the double-/single-input mode (DBL), HS/VS encoding (HVEN), error correction (EDC), and bus width (BWS) pins. DINA is the input latched by the pixel clock in single-input mode, or the inputs latched on the first pixel clock in double-input mode. DINB are the inputs latched on the second pixel clock in double-input mode. Table 2 lists the bit map for the control pin settings.

# 16-Bit GMSL Serializer with Coax or STP Cable Drive

Table 1. Power-Up Default Register Map (see Table 16)

REGISTER ADDRESS (hex)	POWER-UP DEFAULT (hex)	POWER-UP DEFAULT SETTINGS (MSB FIRST)
0x00	0x80	SERID = 1000000, serializer device address CFGBLOCK = 0, registers 0x00 to 0x1F are read/write
0x01	0x90	DESID = 1001000, deserializer device address RESERVED = 0
0x02	0x1F	SS = 000 no spread spectrum RESERVED = 1 PRNG = 11, automatically detect the pixel clock range SRNG = 11, automatically detect serial-data rate
0x03	0x00	AUTOFM = 00, calibrate spread-modulation rate only once after locking SDIV = 000000, autocalibrate sawtooth divider
0x04	0x87	SEREN = 1, serial link enabled CLINKEN = 0, configuration link disabled PRBSEN = 0, PRBS test disabled SLEEP = 0, sleep mode disabled (see the <i>Link Startup Procedure</i> section) INTTYPE = 01, local control channel uses UART REVCCEN = 1, reverse control channel active (receiving) FWDCCEN = 1, forward control channel active (sending)
0x05	0x00	I2CMETHOD = 0, I2C packets include register address ENJITFILT = 0, jitter filter disabled PRBSLEN = 00, continuous PRBS length RESERVED = 00 ENWAKEN = 0, OUT- wake-up receiver disabled ENWAKEP = 1, OUT+ wake-up receiver enabled
0x06	0x80, 0xA0	CMLLVL = 1000 or 1010, output level determined by the state of CONF1 and CONF0 at power-up PREEMP = 0000, preemphasis disabled
0×07	0xXX	DBL = 0 or 1, single-/double-input mode setting determined by the state of LCCEN and TX/SCL/DBL at startup DRS = 0, high data-rate mode BWS = 0 or 1, bit width setting determined by the state of LCCEN and GPIO1/BWS at startup ES = 0 or 1, edge-select input setting determined by the state of LCCEN and TX/SCL/ES at startup RESERVED = 0 HVEN = 0 or 1, HS/VS tracking encoding setting determined by the state of LCCEN and MS/HVEN at startup EDC = 00 or 10, error-detection/correction setting determined by the state of LCCEN and RX/SDA/EDC at startup
0x08	0x00	INVVS = 0, serializer does not invert VSYNC INVHS = 0, serializer does not invert HSYNC RESERVED = 000000

# 16-Bit GMSL Serializer with Coax or STP Cable Drive

Table 1. Power-Up Default Register Map (see Table 16) (continued)

REGISTER POWER-UP ADDRESS (hex) DEFAULT (hex)		POWER-UP DEFAULT SETTINGS (MSB FIRST)			
0x09	0x00	I2CSRCA = 0000000, I2C address translator source A is 0x00 RESERVED = 0			
0x0A	0x00	I2CDSTA = 0000000, I2C address translator destination A is 0x00 RESERVED = 0			
0x0B	0x00	I2CSRCB = 0000000, I <sup>2</sup> C address translator source B is 0x00 RESERVED = 0			
0x0C	0x00	I2CDSTB = 0000000, I <sup>2</sup> C address translator destination B is 0x00 RESERVED = 0			
0x0D	0xB6	I2CLOCACK = 1, acknowledge generated when forward channel is not available I2CSLVSH = 01, 469ns/234ns I <sup>2</sup> C setup/hold time I2CMSTBT = 101, 339kbps (typ) I <sup>2</sup> C-to-I <sup>2</sup> C master bit-rate setting I2CSLVTO = 10, 1024μs (typ) I <sup>2</sup> C-to-I <sup>2</sup> C slave remote timeout			
0x0E	0x42	DIS_REV_P = 0, OUT+ reverse channel receiver enabled DIS_REV_N = 1, OUT- reverse channel receiver disabled GPIO5EN = 0, GPIO5 disabled GPIO4EN = 0, GPIO4 disabled GPIO3EN = 0, GPIO3 disabled GPIO2EN = 0, GPIO2 disabled GPIO1EN = 1, GPIO1 enabled RESERVED = 0			
0x0F	0xFE	RESERVED = 11  GPIO5OUT = 1, GPIO5 set high  GPIO4OUT = 1, GPIO4 set high  GPIO3OUT = 1, GPIO3 set high  GPIO2OUT = 1, GPIO2 set high  GPIO1OUT = 1, GPIO1 set high  SETGPO = 0, GPO set low			
0x10	0x3E	RESERVED = 00  GPIO5IN = 1, GPIO5 is input high  GPIO4IN = 1, GPIO4 is input high  GPIO3IN = 1, GPIO3 is input high  GPIO2IN = 1, GPIO2 is input high  GPIO1IN = 1, GPIO1 is input high  GPO_L = 0, GPO is set low			
0x11	0x00	ERRGRATE = 00, generate an error every 2560 bits  ERRGTYPE = 0, generate single-bit errors  ERRGCNT = 00, continuously generate errors  ERRGPER = 0, disable periodic error generation  ERRGEN = 0, disable error generation			

# 16-Bit GMSL Serializer with Coax or STP Cable Drive

Table 1. Power-Up Default Register Map (see Table 16) (continued)

REGISTER ADDRESS (hex)	POWER-UP DEFAULT (hex)	POWER-UP DEFAULT SETTINGS (MSB FIRST)	
0x12	0x40	RESERVED = 01000000	
0x13	0x22	RESERVED = 00100010	
0x14	0xXX	RESERVED = XXXXXXXX	
0x15	0x00	CXTP = 0, CXTP is low I2CSEL = 0, input is low LCCEN = 0, local control channel disabled RESERVED = 000 OUTPUTEN = 0, output disabled PCLKDET = 0, no valid PCLKIN detected	
0x16	0xXX (read only)	RESERVED = XXXXXXXX	
0x17	0xXX (read only)	RESERVED = XXXXXXXX	
0x1E	0x09 (read only)	ID = 00001001, device ID is 0x09	
0x1F	0x0X (read only)	RESERVED = 000 CAPS = 0, serializer is not HDCP capable REVISION = XXXX, revision number	

X = Don't care.

**Table 2. Input Map** 

EDC	BWS	DBL	HVEN	DINA	DINB*	SERIAL LINK WORD BITS
0	0	0	0	0:15	_	0:15
0	0	0	1	0:13, HS, VS	_	0:13
0	0	1	0	0:10	0:10	0:21
0	0	1	1	0:10, HS, VS	0:10, HS, VS	0:21
0	1	0	0	0:15	_	0:15
0	1	0	1	0:13, HS, VS	_	0:13
0	1	1	0	0:14	0:14	0:29
0	1	1	1	0:13, HS, VS	0:13, HS, VS	0:13, 15:28
1	0	0	0	0:15	_	0:15
1	0	0	1	0:13, HS, VS	_	0:13
1	0	1	0	0:7	0:7	0:15
1	0	1	1	0:7, HS, VS	0:7, HS, VS	0:13
1	1	0	0	0:15	_	0:15
1	1	0	1	0:13, HS, VS	_	0:13
1	1	1	0	0:11	0:11	0:23
1	1	1	1	0:11, HS, VS	0:11, HS, VS	0:23

<sup>\*</sup>In double-input mode (DBL = 1), DINA is latched on the first cycle of PCLKIN and DINB is latched on the second cycle of PCLKIN.

## 16-Bit GMSL Serializer with Coax or STP Cable Drive

The parallel input has two input modes: single- and double-rate input. In single-input mode, LATCH A stores data from DIN\_ every PCLKIN cycle (Figure 13). Parallel data from LATCH A is then sent to the scrambler for serialization (Figure 14). The device accepts pixel clocks from 6.25MHz to 50MHz.

In double-input mode, LATCH B stores two input words (Figure 15). Data from LATCH B is sent to the scrambler as a combined word. The MAX9272 deserializer outputs the combined word (single-output mode) or two half-sized words (double-output mode). The serializer/deserializer use pixel clock rates from 33.3MHz to 100MHz for 11-bit, double-input mode and 25MHz to 75MHz for 15-bit, double-input mode. See Figure 16 for timing details.




Figure 13. Single-Input Waveform (Latch on Rising Edge of PCLKIN Selected)




Figure 14. Single-Input Function Block




Figure 15. Double-Input Function Block

## 16-Bit GMSL Serializer with Coax or STP Cable Drive




Figure 16. Double-Input Waveform (Latch on Rising Edge of PCLKIN Selected)

#### **Serial Link Signaling and Data Format**

The serializer uses differential CML signaling to drive twisted-pair cable and single-ended CML to drive coax cable. The output amplitude is programmable.

Input data is scrambled and then 8b/10b coded. The deserializer recovers the embedded serial clock, then samples, decodes, and descrambles the data. In 24-bit or 32-bit mode, 22 or 30 bits contain the video data and/or error-correction bits, if used. The 23rd or 31st bit carries the forward control-channel data. The last bit is the parity bit of the previous 23 or 31 bits. (Figure 17).

#### **Reverse Control Channel**

The serializer uses the reverse control channel to receive I<sup>2</sup>C/UART and GPO signals from the deserializer in the opposite direction of the video stream. The reverse control channel and forward video data coexist on the same serial cable, forming a bidirectional link. The reverse control channel operates independently from the forward control channel. The reverse control channel is available 2ms after power-up. The serializer temporarily disables the reverse control channel for 350µs after starting/stopping the forward serial link.

#### **Data-Rate Selection**

The serializer/deserializer use DRS, DBL, and BWS to set the PCLKIN frequency range (Table 3). Set DRS = 1 for a PCLKIN frequency range of 6.25MHz to 12.5MHz (32-bit, single-input mode) or 8.33MHz to 16.66MHz (24-bit, single-input mode). Set DRS = 0 for normal operation. It is not recommended to use double-input mode when DRS = 1.

#### Control Channel and Register Programming

The control channel is available for the  $\mu C$  to send and receive control data over the serial link simultaneously with the high-speed data. The  $\mu C$  controls the link from either the serializer or the deserializer side. The control channel between the  $\mu C$  and serializer or deserializer runs in base mode or bypass mode, according to the mode selection (MS/HVEN) input of the device connected to the  $\mu C$ . Base mode is a half-duplex control channel and bypass mode is a full-duplex control channel.

#### **UART Interface**

In base mode, the  $\mu C$  is the host and can access the registers of both the serializer and deserializer from either side of the link using the GMSL UART protocol. The  $\mu C$  can also program the peripherals on the remote side by sending the UART packets to the serializer or deserializer, with the UART packets converted to I<sup>2</sup>C by the device on the remote side of the link. The  $\mu C$  communicates with a UART peripheral in base mode (through INTTYPE register settings), using the half-duplex default GMSL UART protocol of the serializer/deserializer. The device addresses of the serializer/deserializer in base mode are programmable. The default value is 0x80 for the serializer and 0x90 for the deserializer.

When the peripheral interface is  $I^2C$ , the serializer/deserializer convert UART packets to  $I^2C$  that have device addresses different from those of the serializer or deserializer. The converted  $I^2C$  bit rate is the same as the original UART bit rate.

## 16-Bit GMSL Serializer with Coax or STP Cable Drive




Figure 17. Serial-Data Format

Table 3. Data-Rate Selection Table

DRS SETTING	DBL SETTING	BWS SETTING	PCLKIN RANGE (MHz)
0	0 (single input)	0 (24-bit mode)	16.66 to 50
0	0	1 (32-bit mode)	12.5 to 35
0	1 (double input)	0	33.3 to 100
0	1	1	25 to 75
1	0	0	8.33 to 16.66
1	0	1	6.25 to 12.5
1	1	0	Do not use
1	1	1	Do not use

The deserializer uses differential line coding to send signals over the reverse channel to the serializer. The bit rate of the control channel is 9.6kbps to 1Mbps in both directions. The serializer/deserializer automatically detect the control-channel bit rate in base mode. Packet bit-rate changes can be made in steps of up to 3.5 times higher or lower than the previous bit rate. See the *Changing the Clock Frequency* section for more information on changing the control-channel bit rate.

Figure 18 shows the UART protocol for writing and reading in base mode between the  $\mu C$  and the serializer/deserializer.

Figure 19 shows the UART data format. Figure 20 and Figure 21 detail the formats of the SYNC byte (0x79) and the ACK byte (0xC3). The  $\mu$ C and the connected slave chip generate the SYNC byte and ACK byte, respectively. Events such as device wake-up and GPI

generate transitions on the control channel that can be ignored by the µC. Data written to the serializer/deserializer registers do not take effect until after the ACK byte is sent. This allows the µC to verify that write commands are received without error, even if the result of the write command directly affects the serial link. The slave uses the SYNC byte to synchronize with the host UART's data rate. If the GPI or MS/HVEN inputs of the deserializer toggle while there is control-channel communication, or if a line fault occurs, the control-channel communication is corrupted. In the event of a missed or delayed acknowledge (~1ms due to control-channel timeout), the µC should assume there was an error in the packet when the slave device received it, or that an error occurred during the response from the slave device. In base mode, the μC must keep the UART Tx/Rx lines high for 16 bit times before starting to send a new packet.

## 16-Bit GMSL Serializer with Coax or STP Cable Drive




Figure 18. GMSL UART Protocol for Base Mode





Figure 19. GMSL UART Data Format for Base Mode








Figure 21. ACK Byte (0xC3)