



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## MAX9291/MAX9293

## 3.12Gbps GMSL Serializers for Coax or STP Output and HDMI Input

### General Description

The MAX9291/MAX9293 GMSL serializers convert an HDMI input to a gigabit multimedia serial link (GMSL) output for transmission of video, audio, and control signals over 15m or more of 50Ω coax or 100Ω shielded twisted-pair (STP) cable. The MAX9293 has HDCP content protection, but is otherwise the same as the MAX9291. The serializers pair with any GMSL deserializer capable of coax input. When programmed for STP output, the serializers are backward compatible with any GMSL deserializer. The output amplitude is programmable 100mV to 500mV single-ended (coax) or 100mV to 400mV differential (STP).

The audio channel supports L-PCM I<sup>2</sup>S stereo and up to eight channels of L-PCM in TDM mode. Sample rates of 32kHz to 192kHz are supported with sample depth up to 32 bits.

The embedded control channel operates at 9.6kbps to 1Mbps in UART-to-UART and UART-to-I<sup>2</sup>C modes, and up to 1Mbps in I<sup>2</sup>C-to-I<sup>2</sup>C mode. Using the control channel, a μC can program serializer, deserializer, and peripheral device registers at any time, independent of video timing and manage HDCP operation (MAX9293). A GPO output supports touch-screen controller interrupt requests from the remote end of the link.

For use with longer cables, the serializers have programmable pre/deemphasis. Programmable spread spectrum is available on the serial output. The serial output meets ISO 10605 and IEC 61000-4-2 ESD standards. The core supply is 1.8V and 3.3V and the I/O supply is 1.7V to 3.6V. The package is a lead(Pb)-free, 56-pin, 8mm x 8mm TQFN with exposed pad and 0.5mm lead pitch.

### Applications

- High-Resolution Automotive Navigation
- Rear-Seat Infotainment
- Megapixel Camera Systems

### Benefits and Features

- Ideal for High-Definition Video Applications
  - HDMI 1.4a Input with Integrated Input Equalizer, DDC, and Input Termination
  - Drives Low-Cost 50Ω Coax Cable and FAKRA Connectors or 100Ω STP Cable
  - 104MHz High-Bandwidth Mode Supports 1920 x 720p/60Hz Display with 24-Bit Color
  - Serializer Pre/Deemphasis Allows 15m Cable at Full Speed
  - Up to 192kHz Sample Rate and 32-Bit Sample Depth for 7.1 Channel HD Audio
- Multiple Data Rates for System Flexibility
  - Up to 3.12Gbps Serial-Bit Rate
  - 25MHz to 104MHz Pixel Clock
  - 9.6kbps to 1Mbps Control Channel in UART, Mixed UART/I<sup>2</sup>C, or I<sup>2</sup>C Mode with Clock-Stretch Capability
- Reduces EMI and Shielding Requirements
  - Serial Output Programmable for 100mV to 500mV Single-Ended or 100mV to 400mV Differential
  - Programmable Spread Spectrum Reduces EMI
  - Tracks Spread Spectrum on Input
  - High-Immunity Mode for Maximum Control-Channel Noise Rejection
- Peripheral Features for System Power-Up and Verification
  - Built-In PRBS Generator for BER Testing of the Serial Link
  - Programmable Choice of 9 Default Device Addresses
  - Dedicated “Up/Down” GPO for Touch-Screen Interrupt and Other Uses
  - Remote/Local Wake-Up from Sleep Mode
- Meets Rigorous Automotive and Industrial Requirements
  - -40°C to +105°C Operating Temperature
  - ±8kV Contact and ±15kV Air ISO 10605 and IEC 61000-4-2 ESD Protection

**Ordering Information** appears at end of data sheet.

---

**TABLE OF CONTENTS**


---

General Description . . . . .	1
Benefits and Features . . . . .	1
Absolute Maximum Ratings (Note 1) . . . . .	7
Package Thermal Characteristics . . . . .	7
DC Electrical Characteristics . . . . .	7
AC Electrical Characteristics . . . . .	12
Typical Operating Characteristics . . . . .	16
Pin Configuration . . . . .	17
Pin Description . . . . .	17
Functional Diagram . . . . .	20
Detailed Description . . . . .	27
Register Mapping . . . . .	27
GMSL Input Bit Map . . . . .	28
Serial Link Signaling and Data Format . . . . .	28
Data-Rate Selection . . . . .	29
High-Bandwidth Mode . . . . .	29
Video Bit Mapping . . . . .	29
Audio Channel . . . . .	31
Audio Channel from HDMI . . . . .	32
HDMI TDM Audio Channel Allocation . . . . .	32
HDMI Audio Inframe Data Used in the Packet Header . . . . .	32
Audio Channel from External Input . . . . .	35
Reverse Control Channel . . . . .	36
Control Channel and Register Programming . . . . .	36
UART Interface . . . . .	36
Interfacing Command-Byte-Only I <sup>2</sup> C Devices with UART . . . . .	39
UART Bypass Mode . . . . .	39
I <sup>2</sup> C Interface . . . . .	39
Bit Transfer . . . . .	40
Acknowledge . . . . .	41
Slave Address . . . . .	41
Bus Reset . . . . .	41
Format for Writing . . . . .	42
Format for Reading . . . . .	42
I <sup>2</sup> C Communication with Remote-Side Devices . . . . .	43
I <sup>2</sup> C Address Translation . . . . .	43

**TABLE OF CONTENTS (CONTINUED)**

GPO/GPI Control .....	43
Pre/Deemphasis Driver .....	44
Spread Spectrum .....	44
Manual Programming of the Spread-Spectrum Divider .....	45
Serial Output .....	46
Coax Splitter Mode .....	46
High-Immunity Reverse Control-Channel Mode .....	46
Sleep Mode .....	47
Power-Down Mode .....	47
Configuration Link .....	47
HDMI Power and Support Pins .....	47
HDMI Source Power Detect (HSPD) .....	47
Hot-Plug Detect (HPD) .....	47
Display Data Channel (DDC) .....	47
EDID .....	47
HDMI Termination Supply (HVDD) .....	47
Link Startup Procedure .....	48
High-Bandwidth Digital Content Protection (HDCP) .....	50
Encryption Enable .....	51
Synchronization of Encryption .....	51
Repeater Support .....	51
HDCP Authentication Procedures .....	51
HDCP Protocol Summary .....	51
GMSL HDMI HDCP Protocol Summary .....	51
Example Repeater Network—Three $\mu$ Cs .....	51
Detection and Action Upon New Device Connection .....	51
Notification of Start of Authentication and Enable of Encryption to Downstream Links .....	59
<b>Applications Information .....</b>	<b>59</b>
Self-PRBS Test .....	59
Dual $\mu$ C Control .....	59
RXC_ Spread Tracking .....	59
Changing the Clock Frequency .....	60
Fast Detection of Loss of Synchronization .....	60
Providing a Frame Sync (Camera Applications) .....	60

---

**TABLE OF CONTENTS (CONTINUED)**


---

Selection and Programming of the Device	
Addresses . . . . .	60
GMSL Registers Device Address . . . . .	60
HDMI Registers Device Address . . . . .	61
3-Level Configuration Inputs . . . . .	61
Configuration Blocking . . . . .	61
Compatibility with Other GMSL Devices . . . . .	61
HS/VS/DE Inversion . . . . .	61
WS/SCK Inversion . . . . .	61
Line-Fault Detection . . . . .	61
Internal Input Pulldowns . . . . .	61
Choosing I <sup>2</sup> C/UART Pullup Resistors . . . . .	62
AC-Coupling . . . . .	62
Selection of AC-Coupling Capacitors . . . . .	62
Power-Supply Circuits and Bypassing . . . . .	62
Cables and Connectors . . . . .	62
Board Layout . . . . .	62
ESD Protection . . . . .	63
Typical Application Circuit . . . . .	84
Chip Information . . . . .	84
Package Information . . . . .	84
Ordering Information . . . . .	84
Revision History . . . . .	85

---

**LIST OF FIGURES**


---

Figure 1. Serial Output Parameters . . . . .	21
Figure 2. Output Waveforms at OUT+, OUT- . . . . .	21
Figure 3. Single-Ended Output Template . . . . .	21
Figure 4. Line-Fault Detector Circuit . . . . .	22
Figure 5. Worst-Case Pattern Input . . . . .	23
Figure 6. I <sup>2</sup> C Timing Parameters . . . . .	23
Figure 7. Differential Output Template . . . . .	24
Figure 8. HDMI Receiver Input Skew Margin . . . . .	24
Figure 9. GPI-to-GPO Delay . . . . .	24
Figure 10. Serializer Delay . . . . .	25

**LIST OF FIGURES (CONTINUED)**

Figure 11. Link Startup Time . . . . .	25
Figure 12. Power-Up Delay . . . . .	26
Figure 13. Input I <sup>2</sup> S Timing Parameters. . . . .	26
Figure 14. 32-Bit Mode Serial Data Format. . . . .	28
Figure 15. High-Bandwidth Mode Serial Data Format. . . . .	29
Figure 17. 8-Channel TDM (24-Bit Samples, Padded with Zeros) . . . . .	35
Figure 18. 6-Channel TDM (24-Bit Samples, No Padding) . . . . .	35
Figure 16. Audio Channel Input Format. . . . .	35
Figure 19. Stereo I <sup>2</sup> S (24-Bit Samples, Padded with Zeros). . . . .	36
Figure 20. Stereo I <sup>2</sup> S (16-Bit Samples, No Padding) . . . . .	36
Figure 21. GMSL UART Protocol for Base Mode . . . . .	37
Figure 22. GMSL UART Data Format for Base Mode. . . . .	38
Figure 23. Sync Byte (0x79). . . . .	38
Figure 25. Format Conversion Between GMSL UART and I <sup>2</sup> C with Register Address (I <sup>2</sup> CMETHOD = 0). . . . .	38
Figure 24. ACK Byte (0xC3). . . . .	38
Figure 26. Format Conversion Between GMSL UART and I <sup>2</sup> C Register Address (I <sup>2</sup> CMETHOD = 1). . . . .	39
Figure 27. START and STOP Conditions. . . . .	40
Figure 28. Bit Transfer . . . . .	40
Figure 29. Acknowledge. . . . .	41
Figure 30. Slave Address. . . . .	41
Figure 31. Format for I <sup>2</sup> C Write . . . . .	42
Figure 32. Format for I <sup>2</sup> C Write to Multiple Registers . . . . .	42
Figure 33. Format for I <sup>2</sup> C Read . . . . .	42
Figure 34. Coax Splitter Connection Diagram. . . . .	46
Figure 35. Coax Connection Diagram . . . . .	46
Figure 36. State Diagram, CDS = Low (Display Applications) . . . . .	49
Figure 37. State Diagram, CDS = High (Image Sensing) . . . . .	50
Figure 38. Example Repeater Network—Three $\mu$ Cs . . . . .	52
Figure 39. Human Body Model ESD Test Circuit. . . . .	63
Figure 40. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . .	63
Figure 41. ISO 10605 Contact Discharge ESD Test Circuit . . . . .	63

---

**LIST OF TABLES**


---

Table 1. Device Address Defaults (Register 0x00, 0x01) . . . . .	27
Table 2. GMSL Equivalent Input Map . . . . .	28
Table 3. Data-Rate Selection Table . . . . .	29
Table 4. RGB/YUV Input Map . . . . .	30
Table 5. Maximum Audio WS Frequency (kHz) for Various RXC_ Frequencies . . . . .	31
Table 6. Packet Header Infoframe . . . . .	32
Table 7. Channel Allocation . . . . .	33
Table 8. Channel Allocation Label ID . . . . .	34
Table 9. I <sup>2</sup> C Bit Rate Ranges . . . . .	43
Table 10. TP/COAX Drive Current (400mV Output Drive Levels) . . . . .	44
Table 11. Output Spread . . . . .	45
Table 12. Spread Limitations . . . . .	45
Table 13. Modulation Coefficients and Maximum SDIV Settings . . . . .	45
Table 14. Reverse Control-Channel Modes . . . . .	46
Table 15. Fast High-Immunity Mode Requirements . . . . .	47
Table 16. Startup Procedure for Video-Display Applications (CDS = Low, See Figure 36) . . . . .	48
Table 17. Startup Procedure for Image-Sensing Applications (CDS = High, See Figure 37) . . . . .	49
Table 18. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a Repeater)—First Part of the HDCP Authentication Protocol . . . . .	52
Table 19. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption is Enabled . . . . .	54
Table 20. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After Encryption is Enabled . . . . .	55
Table 21. HDCP Authentication and Normal Operation (Two Repeaters)—First and Second Parts of the HDCP Authentication Protocol . . . . .	56
Table 22. MAX9291/MAX9293 Feature Compatibility . . . . .	59
Table 23. Line-Fault Mapping . . . . .	60
Table 24. Suggested Connectors and Cables for GMSL . . . . .	60
Table 25. Register Table Map . . . . .	63
Table 26. GMSL Register Table . . . . .	64
Table 28. HDMI Audio Register Table (I <sup>2</sup> C Address 0x10) . . . . .	75
Table 29. HDMI PWD Register Table (I <sup>2</sup> C Address 0x30) . . . . .	76
Table 30. HDMI Depacketization Register Table (I <sup>2</sup> C Address 0x4E) . . . . .	79
Table 31. HDMI Always On (AON) Register Table (I <sup>2</sup> C Address 0x60 or 0x62) . . . . .	79
Table 32. HDMI PHY Register Table (I <sup>2</sup> C Address 0x64 or 0x62) . . . . .	82
Table 33. HDMI Video Register Table (I <sup>2</sup> C Address 0xA0) . . . . .	82
Table 34. HDMI MHL Register Table (I <sup>2</sup> C Address 0xF0) . . . . .	83
Table 35. HDMI EDID Register Table (GMSL I <sup>2</sup> C Address 0xFE, DDC I <sup>2</sup> C Address 0xA0) . . . . .	83

**Absolute Maximum Ratings (Note 1)**

AVDD to EP .....	-0.5V to +1.9V	All Other Pins to EP .....	-0.5V to + (V <sub>IOVDD</sub> + 0.5V)
DVDD to EP .....	-0.5V to +1.9V	OUT+, OUT- Short Circuit to Ground or Supply.....	Continuous
RVDD to EP .....	-0.5V to +1.9V	Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
IOVDD to EP .....	-0.5V to +3.9V	TQFN (derate 47.6mW/°C above +70°C).....	3809.5mW
HVDD to EP .....	-0.5V to +3.9V	Junction Temperature .....	+150°C
PLLVD to EP .....	-0.5V to +3.9V	Storage Temperature Range .....	-65°C to +150°C
XVDD to EP .....	-0.5V to +3.9V	Lead Temperature (soldering, 10s) .....	+300°C
RX_, RXC_ to EP .....	-0.5V to +3.9V	Soldering Temperature (reflow) .....	+260°C
LMN_ to EP (15mA current limit).....	-0.5V to +3.9V		
OUT+, OUT- to EP .....	-0.5V to +1.9V		

**Note 1:** EP connected to PCB ground.

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**Package Thermal Characteristics (Note 2)**

TQFN

Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) .....	21°C/W
Junction-to-Case Thermal Resistance (θ <sub>JC</sub> ) .....	1°C/W

**Note 2:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

**DC Electrical Characteristics**

(V<sub>RVDD</sub> = V<sub>DVDD</sub> = V<sub>AVDD</sub> = 1.7V to 1.9V, V<sub>HVDD</sub> = 3.135V to 3.465V, V<sub>IOVDD</sub> = 1.7V to 3.6V, V<sub>PLLVD</sub> = V<sub>XVDD</sub> = 3.0V to 3.6V, R<sub>L</sub> = 100Ω ±1% (differential), R<sub>L</sub> = 50Ω ± 1% (single-ended), EP connected to PCV PCB ground, T<sub>A</sub> = -40°C to +105°C, unless otherwise noted. Typical values are at V<sub>RVDD</sub> = V<sub>DVDD</sub> = V<sub>AVDD</sub> = V<sub>IOVDD</sub> = 1.8V, V<sub>HVDD</sub> = V<sub>PLLVD</sub> = V<sub>XVDD</sub> = 3.3V, T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>TWO-LEVEL INPUTS (HSPD, I2CSEL, PWDN, CDS, MS, AUTOS, CX/TP, SD, SCK, WS, CNTL1, CNTL2, SSEN, DRS, HIM)</b>						
High-Level Input Voltage	V <sub>IH1</sub>		0.65 x V <sub>IOVDD</sub>			V
Low-Level Input Voltage	V <sub>IL1</sub>				0.35 x V <sub>IOVDD</sub>	V
Input Current	I <sub>IN1</sub>	V <sub>IN</sub> = 0 to V <sub>IOVDD</sub>	-20		+20	µA
<b>THREE-LEVEL INPUTS (ADD0, ADD1, BWS)</b>						
High-Level Input Voltage	V <sub>IH2</sub>		0.7 x V <sub>IOVDD</sub>			V
Low-Level Input Voltage	V <sub>IL2</sub>				0.3 x V <sub>IOVDD</sub>	V
Mid-Level Input Current	I <sub>INM</sub>	(Note 3)	-10		+10	µA
Input Current	I <sub>IN2</sub>		-150		+150	µA



**DC Electrical Characteristics (continued)**

( $V_{RVDD} = V_{DVDD} = V_{AVDD} = 1.7V$  to  $1.9V$ ,  $V_{HVDD} = 3.135V$  to  $3.465V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $V_{PLLVD} = V_{XVDD} = 3.0V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential),  $R_L = 50\Omega \pm 1\%$  (single-ended), EP connected to PCV PCB ground,  $T_A = -40^\circ C$  to  $+105^\circ C$ , unless otherwise noted. Typical values are at  $V_{RVDD} = V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>HOT-PLUG DETECT OUTPUT (HPD)</b>							
High-Level Output Voltage	$V_{OH1}$	$I_{OH} = -2mA$		$V_{HVDD} - 0.2$			V
Low-Level Output Voltage	$V_{OL1}$	$I_{OL} = 2mA$		0.2			V
Output Short-Circuit Current	$I_{OS1}$	$V_O = 0V$		16	35	64	mA
<b>SINGLE-ENDED OUTPUTS (GPO, SD, SCK, WS, INTOUT)</b>							
High-Level Output Voltage	$V_{OH2}$	$I_{OH} = -2mA$		$V_{IOVDD} - 0.2$			V
Low-Level Output Voltage	$V_{OL2}$	$I_{OL} = 2mA$		0.2			V
Output Short-Circuit Current	$I_{OS2}$	$V_O = 0V$	$V_{IOVDD} = 3.0V$ to $3.6V$	16	35	64	mA
			$V_{IOVDD} = 1.7V$ to $1.9V$	3	12	21	
<b>OPEN-DRAIN INPUT/OUTPUTS (RX/SDA, TX/SCL, DDCSDA, DDCSCL, LFLT)</b>							
High-Level Input Voltage	$V_{IH3}$			$0.7 \times V_{IOVDD}$			V
Low-Level Input Voltage	$V_{IL3}$			$0.3 \times V_{IOVDD}$			V
Input Current	$I_{IN3}$	(Note 4)	RX/SDA, TX/SCL, DDCSDA, DDCSCL	-110	5		$\mu A$
			LFLT	-80	5		
Low-Level Output Voltage	$V_{OL3}$	$I_{OL} = 3mA$	$V_{IOVDD} = 1.7V$ to $1.9V$	0.4			V
			$V_{IOVDD} = 3.0V$ to $3.6V$	0.3			
Capacitance	$C_i$	Each pin (Note 5)		10			pF
<b>GMSL DIFFERENTIAL OUTPUTS (OUT+, OUT-)</b>							
Differential Output Voltage	$V_{OD}$	Pre/deemphasis off		300	400	500	mV
		3.3dB preemphasis (Note 5)		350	610		
		3.3dB deemphasis		240	425		
Change in $V_{OD}$ Between Complimentary Output States	$\Delta V_{OD}$	Preemphasis off and deemphasis only		25			mV
Output Offset Voltage ( $(V_{OUT+} + V_{OUT-})/2 = V_{OS}$ )	$V_{OS}$	Preemphasis off		1.1	1.4	1.56	V

**DC Electrical Characteristics (continued)**

( $V_{RVDD} = V_{DVDD} = V_{AVDD} = 1.7V$  to  $1.9V$ ,  $V_{HVDD} = 3.135V$  to  $3.465V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $V_{PLLVD} = V_{XVDD} = 3.0V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential),  $R_L = 50\Omega \pm 1\%$  (single-ended), EP connected to PCV PCB ground,  $T_A = -40^\circ C$  to  $+105^\circ C$ , unless otherwise noted. Typical values are at  $V_{RVDD} = V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Change in $V_{OS}$ Between Complimentary Output States	$\Delta V_{OS}$				25	mV
Output Short-Circuit Current	$I_{OS}$	$V_{OUT+}$ or $V_{OUT-} = 0V$	-62			mA
		$V_{OUT+}$ or $V_{OUT-} = 1.9V$			25	
Magnitude of Differential Output Short-Circuit Current	$I_{OSD}$	$V_{OD} = 0V$			25	mA
Output Termination Resistance (Internal)	$R_O$	From $OUT+$ or $OUT-$ to $V_{AVDD}$	45	54	63	$\Omega$
<b>REVERSE CONTROL-CHANNEL RECEIVER (Internally Connected to <math>OUT+</math>, <math>OUT-</math>)</b>						
High Switching Threshold	$V_{CHR}$	Legacy			27	mV
		High-immunity			40	
Low Switching Threshold	$V_{CLR}$	Legacy	-27			mV
		High-immunity	-40			
<b>GMSL SINGLE-ENDED OUTPUTS (<math>OUT+</math>, <math>OUT-</math>)</b>						
Single-Ended Output Voltage	$V_{OUT}$	Pre/deemphasis off	375	500	625	mV
		3.3dB preemphasis (Note 5)	435		765	
		3.3dB deemphasis	300		535	
Output Short-Circuit Current	$I_{OS}$	$V_{OUT+}$ or $V_{OUT-} = 0V$	-69			mA
		$V_{OUT+}$ or $V_{OUT-} = 1.9V$			32	
Output Termination Resistance (Internal)	$R_O$	From $OUT+$ or $OUT-$ to $V_{AVDD}$	45	54	63	$\Omega$
<b>LINE-FAULT DETECTION INPUTS (LMN0, LMN1)</b>						
Short-to-GND Threshold	$V_{TG}$				0.3	V
Normal Thresholds	$V_{TN}$		0.57		1.07	V
Open Thresholds	$V_{TO}$		1.45		$V_{IO} + 0.06$	V
Open Input Voltage	$V_{IO}$		1.47		1.75	V
Short-to-Battery Threshold	$V_{TE}$		2.47			V
<b>HDMI DIFFERENTIAL INPUTS (<math>RX_+</math>, <math>RXC_+</math>)</b>						
Input Differential Voltage Level	$V_{DIFF1}$	(Note 5)	150		1200	mV <sub>P-P</sub>

**DC Electrical Characteristics (continued)**

( $V_{RVDD} = V_{DVDD} = V_{AVDD} = 1.7V$  to  $1.9V$ ,  $V_{HVDD} = 3.135V$  to  $3.465V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $V_{PLLVD} = V_{XVDD} = 3.0V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential),  $R_L = 50\Omega \pm 1\%$  (single-ended), EP connected to PCV PCB ground,  $T_A = -40^\circ C$  to  $+105^\circ C$ , unless otherwise noted. Typical values are at  $V_{RVDD} = V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Differential Voltage Level	$V_{DIFFD}$	Source disabled or disconnected		-10		10	mV
Input Common-Mode Voltage	$V_{ICM}$	DC-coupled (Note 5)		$V_{HVDD} - 300$		$V_{HVDD} - 37.5$	mV
		AC-coupled (Note 5)		$V_{HVDD} - 10$		$V_{HVDD} + 10$	
Termination Resistance	$R_T$	Each pin to $V_{HVDD}$ (Note 5)	TERM_CNTL = '010' (default)	49	55	61	$\Omega$
			TERM_CNTL = '011'	44	50	56	
<b>CRYSTAL OSCILLATOR (X1, X2)</b>							
Frequency		Fundamental mode only; includes crystal tolerance			27		MHz
Input Capacitance	$C_{X1}, C_{X2}$	Each pin			4		pF
Load Capacitance	$C_{L1}, C_{L2}$	XTAL property			18		pF
<b>OSCILLATOR INPUT (X1)</b>							
High-Level Input Voltage	$V_{IHx}$	X1 as frequency Input		$0.70 \times V_{XVDD}$			V
Low-Level Input Voltage	$V_{ILx}$	X1 as frequency Input				$0.30 \times V_{XVDD}$	V
Input Current	$I_{INx}$	$V_{IN} = 0$ to $V_{XVDD}$		-5		+5	$\mu A$
Input Frequency Range		X1 as frequency Input (Note 5)		26		28.5	MHz

**DC Electrical Characteristics (continued)**

( $V_{RVDD} = V_{DVDD} = V_{AVDD} = 1.7V$  to  $1.9V$ ,  $V_{HVDD} = 3.135V$  to  $3.465V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $V_{PLLVD} = V_{XVDD} = 3.0V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential),  $R_L = 50\Omega \pm 1\%$  (single-ended), EP connected to PCV PCB ground,  $T_A = -40^\circ C$  to  $+105^\circ C$ , unless otherwise noted. Typical values are at  $V_{RVDD} = V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>POWER SUPPLY</b>							
Worst-Case Pattern Supply Current, DRS = low) (Notes 6, 7)	$I_{WCS2}$	$f_{RXC} = 25MHz$ BWS = high	HVDD		46	61	mA
			RVDD + AVDD + DVDD		172	237	
			PLLVD + XVDD		11	16	
			IOVDD (3.0V to 3.6V)		2	2	
			IOVDD (1.7V to 1.9)		0.5	0.6	
		$f_{RXC} = 78MHz$ BWS = high	HVDD		46	61	
			RVDD + AVDD + DVDD		297	425	
			PLLVD + XVDD		11	16	
			IOVDD (3.0V to 3.6V)		2	2	
			IOVDD (1.7V to 1.9)		0.5	0.6	
		$f_{RXC} = 36.66MHz$ BWS = open	HVDD		46	61	
			RVDD + AVDD + DVDD		195	275	
			PLLVD + XVDD		11	16	
			IOVDD (3.0V to 3.6V)		2	2	
			IOVDD (1.7V to 1.9)		0.5	0.6	
		$f_{RXC} = 104MHz$ BWS = open	HVDD		46	61	
			RVDD + AVDD + DVDD		347	500	
			PLLVD + XVDD		11	16	
			IOVDD (3.0V to 3.6V)		2	2	
			IOVDD (1.7V to 1.9)		0.5	0.6	

**DC Electrical Characteristics (continued)**

( $V_{RVDD} = V_{DVDD} = V_{AVDD} = 1.7V$  to  $1.9V$ ,  $V_{HVDD} = 3.135V$  to  $3.465V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $V_{PLLVD} = V_{XVDD} = 3.0V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential),  $R_L = 50\Omega \pm 1\%$  (single-ended), EP connected to PCV PCB ground,  $T_A = -40^\circ C$  to  $+105^\circ C$ , unless otherwise noted. Typical values are at  $V_{RVDD} = V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Sleep-Mode Supply Current	$I_{CCS}$	Single wake-up receiver enabled			2	mA
Power-Down Supply Current	$I_{CCZ}$	$\overline{PWN} = EP$			2	mA
<b>ESD PROTECTION</b>						
OUT+, OUT- (Pin to EP)	$V_{ESD}$	Human Body Model, $R_D = 1.5k\Omega$ , $C_S = 100pF$		$\pm 8$		kV
		IEC 61000-4-2, $R_D = 330\Omega$ , $C_S = 150pF$	Contact discharge	$\pm 8$		
			Air discharge	$\pm 12$		
		ISO 10605, $R_D = 2k\Omega$ , $C_S = 330pF$	Contact discharge	$\pm 10$		
Air discharge	$\pm 25$					
All Other Pins (to EP or Supply)	$V_{ESD}$	Human Body Model, $R_D = 1.5k\Omega$ , $C_S = 100pF$		$\pm 4$		kV
		Machine Model		$\pm 250$		V
All Other Pins (to All Other Pins)	$V_{ESD}$	Human Body Model, $R_D = 1.5k\Omega$ , $C_S = 100pF$		$\pm 2.5$		kV

**AC Electrical Characteristics**

( $V_{RVDD} = V_{DVDD} = V_{AVDD} = 1.7V$  to  $1.9V$ ,  $V_{HVDD} = 3.135V$  to  $3.465V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $V_{PLLVD} = V_{XVDD} = 3.0V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential),  $R_L = 50\Omega \pm 1\%$  (single-ended), EP connected to PCV PCB ground,  $T_A = -40^\circ C$  to  $+105^\circ C$ , unless otherwise noted. Typical values are at  $V_{RVDD} = V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>OPEN-DRAIN OUTPUTS (RX/SDA, TX/SCL)</b>						
Output Rise Time	$t_R$	$0.3 \times V_{IOVDD}$ to $0.7 \times V_{IOVDD}$ , $C_L = 10pF$ to $100pF$ , $1k\Omega$ pullup to $V_{IOVDD}$	20		150	ns
Output Fall Time	$t_F$	$0.7 \times V_{IOVDD}$ to $0.3 \times V_{IOVDD}$ , $C_L = 10pF$ to $100pF$ , $1k\Omega$ pullup to $V_{IOVDD}$	20		150	ns
<b>I<sup>2</sup>C (SDA, SCL, DDCSDA, DDCSCL) (see Figure 6) (Note 8)</b>						
SCL Clock Frequency	$f_{SCL}$		Low range	9.6	100	kHz
			Mid range	> 100	400	
			High range	> 400	1000	
START Condition Hold Time	$t_{HD:STA}$	$f_{SCL}$ range	Low	4.0		$\mu s$
			Mid	0.6		
			High	0.26		

**AC Electrical Characteristics (continued)**

( $V_{RVDD} = V_{DVDD} = V_{AVDD} = 1.7V$  to  $1.9V$ ,  $V_{HVDD} = 3.135V$  to  $3.465V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $V_{PLLVD} = V_{XVDD} = 3.0V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential),  $R_L = 50\Omega \pm 1\%$  (single-ended), EP connected to PCV PCB ground,  $T_A = -40^\circ C$  to  $+105^\circ C$ , unless otherwise noted. Typical values are at  $V_{RVDD} = V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Low Period of SCL Clock	$t_{LOW}$	$f_{SCL}$ range	Low	4.7			$\mu s$
			Mid	1.3			
			High	0.5			
High Period of SCL Clock	$t_{HIGH}$	$f_{SCL}$ range	Low	4.0			$\mu s$
			Mid	0.6			
			High	0.26			
Repeated START Condition Setup Time	$t_{SU:STA}$	$f_{SCL}$ range	Low	4.7			$\mu s$
			Mid	0.6			
			High	0.26			
Data Hold Time	$t_{HD:DAT}$	$f_{SCL}$ range	Low	0			$\mu s$
			Mid	0			
			High	0			
Data Setup Time	$t_{SU:DAT}$	$f_{SCL}$ range	Low	250			ns
			Mid	100			
			High	50			
Setup Time for STOP Condition	$t_{SU:STO}$	$f_{SCL}$ range	Low	4.0			$\mu s$
			Mid	0.6			
			High	0.26			
Bus Free Time	$t_{BUF}$	$f_{SCL}$ range	Low	4.7			$\mu s$
			Mid	1.3			
			High	0.5			
Data Valid Time	$t_{VD:DAT}$	$f_{SCL}$ range	Low			3.45	$\mu s$
			Mid			0.9	
			High			0.45	
Data Valid Acknowledge Time	$t_{VD:ACK}$	$f_{SCL}$ range	Low			3.45	$\mu s$
			Mid			0.9	
			High			0.45	
Pulse Width of Spikes Suppressed	$t_{SP}$	$f_{SCL}$ range	Low			50	ns
			Mid			50	
			High			50	
Capacitive Load Each Bus Line	$C_B$					100	pF
<b>SINGLE-ENDED OUTPUTS (GPO, SD, SCK, WS, INTOUT)</b>							
Rise-and-Fall Time	$t_R, t_F$	20% to 80%, $C_L = 10pF$ (Note 5)	$V_{IOVDD} = 1.7V$ to $1.9V$	0.5		3.6	ns
			$V_{IOVDD} = 3.0$ to $3.6V$	0.3		2.2	

**AC Electrical Characteristics (continued)**

( $V_{RVDD} = V_{DVDD} = V_{AVDD} = 1.7V$  to  $1.9V$ ,  $V_{HVDD} = 3.135V$  to  $3.465V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $V_{PLLVD} = V_{XVDD} = 3.0V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential),  $R_L = 50\Omega \pm 1\%$  (single-ended), EP connected to PCV PCB ground,  $T_A = -40^\circ C$  to  $+105^\circ C$ , unless otherwise noted. Typical values are at  $V_{RVDD} = V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>GMSL DIFFERENTIAL OUTPUTS (OUT+, OUT-)</b>							
Rise-and-Fall Time	$t_R, t_F$	20% to 80%, $V_{OD} \geq 400mV$ , $R_L = 100\Omega$ , serial bit rate = 3.12Gbps (Note 5)		90	160	ps	
Total Serial Output Jitter	$t_{TSOJ1}$	3.12Gbps PRBS, measured at $V_{OD} = 0V$ , pre/deemphasis disabled		0.25		UI	
Deterministic Serial Output Jitter	$t_{DSOJ2}$	3.12Gbps PRBS, measured at $V_{OD} = 0V$ , pre/deemphasis disabled		0.15		UI	
<b>GMSL SINGLE-ENDED OUTPUT (OUT+ or OUT-)</b>							
Rise-and-Fall Time	$t_R, t_F$	20% to 80%, $V_O \geq 500mV$ , $R_L = 50\Omega$ , serial bit rate = 3.12Gbps (Note 5)		90	160	ps	
Total Serial Output Jitter	$t_{TSOJ1}$	3.12Gbps PRBS, measured at $V_O/2$ , pre/deemphasis disabled		0.25		UI	
Deterministic Serial Output Jitter	$t_{DSOJ2}$	3.12Gbps PRBS, measured at $V_O/2$ , pre/deemphasis disabled		0.15		UI	
<b>HDMI DIFFERENTIAL INPUTS (RX_-, RXC_) (Note 5)</b>							
Input Differential Voltage Level	$V_{IDIFF2}$	.	150		1560	mV <sub>P-P</sub>	
Intra-Pair Skew	$t_{SKEW1}$				$0.4 \times t_{BIT}$	ns	
Inter-Pair Skew	$t_{SKEW2}$				$0.2 \times t_{CHAR} + 1.78$	ns	
Clock Frequency	$f_{RxC}$	BWS = high, DRS = low	25		78	MHz	
		BWS = open, DRS = low	36.6		104		
		BWS = open, DRS bit = high	25		52		
TMDS Clock-Jitter Tolerance	$t_{JTMS}$	Relative to ideal recovery clock			$0.3 \times t_{BIT}$	ns	
Termination Impedance	$Z_{TERM}$	TDR rise time $\leq 200ps$ , 10% to 90%		65	100	135	$\Omega$
<b>GENERAL TIMING</b>							
GPI-to-GPO Delay	$t_{GPIO}$	Deserializer GPI to MAX9291/ MAX9293 GPO			350	$\mu s$	

**AC Electrical Characteristics (continued)**

( $V_{RVDD} = V_{DVDD} = V_{AVDD} = 1.7V$  to  $1.9V$ ,  $V_{HVDD} = 3.135V$  to  $3.465V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $V_{PLLVD} = V_{XVDD} = 3.0V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential),  $R_L = 50\Omega \pm 1\%$  (single-ended), EP connected to PCV PCB ground,  $T_A = -40^\circ C$  to  $+105^\circ C$ , unless otherwise noted. Typical values are at  $V_{RVDD} = V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Device Delay	$t_{SD}$	(Notes 5, 10) Spread spectrum enabled	83		174	Bits
		Spread spectrum disabled	99		126	
Link Start Time	$t_{LOCK}$	PLLs locked			3.5	ms
Power-Up Time	$t_{PU}$				8	ms
<b>I<sup>2</sup>S/TDM</b>						
WS Frequency	$f_{WS}$		8		192	kHz
Sample Word Length	$n_{WS}$		8		32	Bits
SCK Frequency	$f_{SCK}$	$f_{SCK} = f_{WS} \times n_{WS} \times (2 \text{ or } 8)$	$(8 \times 8) \times 2$		$(192 \times 32) \times 8$	kHz
SCK Clock High Time	$t_{HC}$	$V_{SCK} \geq V_{IH}$ , $t_{SCK} = 1/f_{SCK}$	$0.35 \times t_{SCK}$			ns
SCK Clock Low Time	$t_{LC}$	$V_{SCK} \leq V_{IL}$ , $t_{SCK} = 1/f_{SCK}$	$0.35 \times t_{SCK}$			ns
SD, WS Setup Time	$t_{SET}$		2			ns
SD, WS Hold Time	$t_{HOLD}$		2			ns

**Note 3:** For mid-level, leave the input open. If driven, put driver in high impedance with high-impedance leakage current  $\pm 10\mu A$  (max).

**Note 4:** IIN MIN due to voltage drop across the internal pullup resistor.

**Note 5:** Not production tested. Guaranteed by design.

**Note 6:** Typical values measured at  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $V_{RVDD} = V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V$ .

**Note 7:** HDCP not enabled (MAX9293 only).

**Note 8:** DDCSDA and DDCSCL specified for operation in 100kHz (low range) only. Characterized at 100kHz and 400kHz..

**Note 9:** A single excursion is permitted to  $100\Omega \pm 25\%$  with duration less than 250ps.


**Note 10:** Measured in serial link bit times. Bit time =  $1/(30 \times f_{PCLKIN})$  for BWS = open. Bit time =  $1/(40 \times f_{PCLKIN})$  for BWS = high.




Typical Operating Characteristics

( $V_{RVDD} = V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $V_{HVDD} = V_{PLLVD} = V_{XVDD} = 3.3V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)


SUPPLY CURRENT vs. PIXEL CLOCK FREQUENCY (BWS = OPEN)




SUPPLY CURRENT vs. PIXEL CLOCK FREQUENCY (BWS = HIGH)




SUPPLY CURRENT vs. PIXEL CLOCK FREQUENCY (BWS = OPEN)




SUPPLY CURRENT vs. PIXEL CLOCK FREQUENCY (BWS = HIGH)




OUTPUT SPECTRUM vs. PIXEL CLOCK FREQUENCY (VARIOUS SPREAD)




OUTPUT SPECTRUM vs. PIXEL CLOCK FREQUENCY (VARIOUS SPREAD)



MAXIMUM PIXEL CLOCK FREQUENCY vs. COAX CABLE LENGTH (BER ≤ 10<sup>-10</sup>)



Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	HSPD	HDMI Source Power-Detect Input. Internal pulldown to EP. Connect a voltage-divider to divide the 5V HDMI voltage down to $V_{IOVDD}$ .
2	HPD	HDMI Hot-Plug Detect Output
3, 12	HVDD	3.135 to 3.465V HDMI Input Termination Power Supply. Bypass HVDD to EP with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors as close as possible to the device with the smaller value capacitor closest to HVDD.
4, 5	RXC-, RXC+	HDMI Clock Inputs with Internal 50 $\Omega$ Termination to HVDD
6–11	RX_-, RX_+	HDMI Data Inputs with Internal 50 $\Omega$ Termination to HVDD
13	I2CSEL	I <sup>2</sup> C Select. Control-channel interface protocol select input with internal pulldown to EP. Set I2CSEL = high to select I <sup>2</sup> C-to-I <sup>2</sup> C interface. Set I2CSEL = low to select UART-to-UART or UART-to-I <sup>2</sup> C interface.
14	RVDD	1.8V HDMI Receiver Input Power Supply. Bypass RVDD to EP with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors as close as possible to the device with the smaller value capacitor closest to RVDD.
15	PLLVDD	3.3V PLL Power Supply. Bypass PLLVDD to EP with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors as close as possible to the device with the smaller value capacitor closest to PLLVDD.
16	XVDD	3.3V Crystal Oscillator Power Supply. Bypass XVDD to EP with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors as close as possible to the device with the smaller value capacitor closest to XVDD.
17	X1/OSC	Crystal/Oscillator Input. If crystal used, connect to one terminal of a 27MHz crystal..


## Pin Description (continued)

PIN	NAME	FUNCTION
18	X2	Crystal Input. Connect to one terminal of a 27MHz crystal.
19, 29, 45, 53	DVDD	1.8V Digital Power Supply. Bypass DVDD to EP with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors as close as possible to the device with the smaller value capacitor closest to DVDD.
20	SD	I <sup>2</sup> S/TDM Serial-Data Input/Output with Internal Pulldown to EP. Outputs HDMI audio data or accepts external audio data (encrypted when HDCP is enabled). Disable I <sup>2</sup> S/TDM encoding to use SD as an additional control/data input valid on the selected edge of the pixel clock.
21	SCK	I <sup>2</sup> S/TDM Serial-Clock Input/Output with Internal Pulldown to EP. Outputs HDMI audio bit clock data or accepts external audio bit clock.
22	WS	I <sup>2</sup> S/TDM Word-Select Input/Output with Internal Pulldown to EP. Outputs HDMI audio word select clock or accepts external audio word select clock.
23	DDCSDA	DDC I <sup>2</sup> C Serial-Data Input/Output with Internal 40k $\Omega$ Pullup to IOVDD. Used by the HDMI source to read the EDID.
24	DDCSCL	DDC I <sup>2</sup> C Serial-Clock Input/Output with Internal 40k $\Omega$ Pullup to IOVDD. Used by the HDMI source to read the EDID.
25	CNTL1	Control Input with Internal Pulldown to EP. Input data is latched every PCLK cycle (Figure 15). CNTL1 or the HDMI control signal is mapped to internal bit DIN27/CNTL1. CNTL1 not encrypted when HDCP is on (MAX9293 only).
26	CNTL2	Control Input with Internal Pulldown to EP. Input data is latched every PCLK cycle (Figure 15). CNTL1 or the HDMI control signal is mapped to internal bit DIN28/CNTL2. CNTL2 not encrypted when HDCP is on (MAX9293 only).
27	INTOUT	A/V Status Register Interrupt Output. Indicates new data in the A/V status registers. INTOUT is reset when the A/V status registers are read.
28, 43	IOVDD	I/O Supply Voltage. 1.8V to 3.3V Logic I/O Power Supply. Bypass IOVDD to EP with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors as close as possible to the device with the smallest value capacitor closest to IOVDD.
30	RX/SDA	UART Receive/I <sup>2</sup> C Serial Data Input/Output with Internal 40k $\Omega$ Pullup to IOVDD. Function is determined by the state of I2CSEL at power-up. RX/SDA has an open-drain driver and requires a pullup resistor. RX: Input of the serializer's UART. SDA: Data input/output of the serializer's I <sup>2</sup> C master/slave.
31	TX/SCL	UART Transmit/I <sup>2</sup> C Serial-Clock Input/Output with Internal 40k $\Omega$ Pullup to IOVDD. Function is determined by the state of I2CSEL at power-up. TX/SCL has an open-drain driver and requires a pullup resistor. TX: Output of the serializer's UART. SCL: Clock input/output of the serializer's I <sup>2</sup> C master/slave.
32	N.C.	Not Connected. Not internally connected.
33	SSEN	Spread-Spectrum Enable Input with Internal Pulldown to EP. The state of SSEN latches upon power-up or when resuming from power-down mode (PWDN = low). Set SSEN = high for $\pm 0.5\%$ spread spectrum on the serial link. Set SSEN = low to use the serial link without spread spectrum.
34	LMN1	Line-Fault Monitor Input 1 (see Figure 4 for details)
35	OUT-	Inverting Coax/Twisted-Pair Serial-Data Output
36	OUT+	Non-inverting Coax/Twisted-Pair Serial-Data Output

## Pin Description (continued)

PIN	NAME	FUNCTION
37, 42, 54	AVDD	1.8V Analog Power Supply. Bypass AVDD to EP with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors as close as possible to the device with the smaller capacitor closest to AVDD.
38	LMN0	Line-Fault Monitor Input 0 (see Figure 4 for details)
39	$\overline{\text{LFLT}}$	Active-Low Open-Drain Line-Fault Output. $\overline{\text{LFLT}}$ has a 60k $\Omega$ internal pullup to IOVDD. $\overline{\text{LFLT}}$ = low indicates a line fault. $\overline{\text{LFLT}}$ is output high when $\overline{\text{PWDN}}$ = low.
40	GPO	General-Purpose Output. GPO is low after power-up or when $\overline{\text{PWDN}}$ is low. GPO follows the state of the GPI (or INT) input on the deserializer.
41	DRS	Data-Rate Select Input with Internal Pulldown to EP. Set DRS = low, to select high data-rate mode. Set DRS = high, to select low data-rate mode.
44	RSVD	Reserved. Connect to IOVDD.
46	ADD0	Three-Level Address Selection Input. The state of ADD0 latches at power-up or when resuming from power-down mode ( $\overline{\text{PWDN}}$ = low). See Table 1 for details.
47	ADD1	Three-Level Address Selection Input. The state of ADD1 latches at power-up or when resuming from power-down mode ( $\overline{\text{PWDN}}$ = low). See Table 1 for details.
48	BWS	Three-Level Bus-Width Select Input. Set BWS to the same level on both sides of the serial link. Set BWS = high for 32-bit mode. Set BWS = open for high-bandwidth mode. Do not set BWS = low.
49	$\overline{\text{PWDN}}$	Active-Low, Power-Down Input with Internal Pulldown to EP. Set $\overline{\text{PWDN}}$ low to enter power-down mode to reduce power consumption.
50	CDS	Control Direction Selection with Internal Pulldown to EP. Set CDS = low when the control-channel master $\mu$ C is connected to the MAX9291/MAX9293. Set CDS = high when the control-channel master $\mu$ C is connected to the deserializer.
51	MS	Mode Select input with Internal Pulldown to EP. Set MS = low, to select base mode. MS sets the control-link (see the <i>Control Channel and Register Programming</i> section).
52	$\overline{\text{AUTOS}}$	Active-Low Auto-Start Input With Internal Pulldown to GND. Set $\overline{\text{AUTOS}}$ = high, to disable serialization at power-up or when resuming from power-down mode ( $\overline{\text{PWDN}}$ = low). Set $\overline{\text{AUTOS}}$ = low, to enable serialization and automatic PLL range selection power-up or when resuming from power-down mode.
55	HIM	High-Immunity Mode Input. Default HIGHIMM bit value is latched at power-up or when resuming from power-down mode ( $\overline{\text{PWDN}}$ = low) and is active-high. HIGHIMM can be programmed to a different value after power-up. HIGHIMM in the deserializer must be set to the same value.
56	CX/TP	Coax/Twisted-Pair Input with Internal Pulldown to GND. Set CX/TP low for twisted-pair cable drive (differential output). Set CX/TP high for coax cable drive (single-ended output).
—	EP	Exposed Pad. EP is internally connected to device ground. EP <b>must</b> be connected to the PCB ground plane through an array of vias for proper thermal and electrical performance.

Functional Diagram






Figure 1. Serial Output Parameters




Figure 2. Output Waveforms at OUT+, OUT-




Figure 3. Single-Ended Output Template




Figure 4. Line-Fault Detector Circuit




Figure 5. Worst-Case Pattern Input




Figure 6. I<sup>2</sup>C Timing Parameters






Figure 7. Differential Output Template




Figure 8. HDMI Receiver Input Skew Margin




Figure 9. GPI-to-GPO Delay




Figure 10. Serializer Delay




Figure 11. Link Startup Time