

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









General Description

The MAX9389 is a fully differential, high-speed, low-jitter, 8-to-1 ECL/PECL multiplexer (mux) with dual output buffers. The device is designed for clock and data distribution applications, and features extremely low propagation delay (310ps typ) and output-to-output skew (30ps max).

Three single-ended select inputs, SEL0, SEL1, and SEL2, control the mux function. The mux select inputs are compatible with ECL/PECL logic, and are internally referenced to the on-chip reference output (VBB1, VBB2), nominally V_{CC} - 1.425V. The select inputs accept signals between VCC and VEE. Internal pulldowns to VEE ensure a low default condition if the select inputs are left open.


The differential inputs D_{-} , \overline{D}_{-} can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip reference output (VBB1, VBB2). All the differential inputs have internal bias and clamping circuits that ensure a low output state when the inputs are left open.

The MAX9389 operates with a wide supply range VCC -VEE of 2.375V to 5.5V. The device is offered in 32-pin TQFP and thin QFN packages, and operates over the -40°C to +85°C extended temperature range.

Applications

High-Speed Telecom and Datacom Applications Central-Office Backplane Clock Distribution DSLAM/DLC

Pin Configurations



Features


- ♦ 310ps Propagation Delay
- ♦ Guaranteed 2.7GHz Operating Frequency
- 0.3ps_{RMS} Random Jitter
- ♦ <30ps Output-to-Output Skew</p>
- ♦ -2.375V to -5.5V Supplies for Differential LVECL/ECL
- ♦ +2.375V to +5.5V Supplies for Differential LVPECL/PECL
- **♦ Outputs Low for Open Inputs**
- ♦ Dual Output Buffers
- ♦ >2kV ESD Protection (Human Body Model)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9389EHJ	-40°C to +85°C	32 TQFP
MAX9389ETJ*	-40°C to +85°C	32 Thin QFN

^{*}Future product—contact factory for availability.

Functional Diagram



/U/IXI/U

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

$\begin{array}{cccccccccccccccccccccccccccccccccccc$
D_ to D±3.0V
Continuous Output Current50mA
Surge Output Current100mA
V _{BB} _ Sink/Source Current±600μA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
32-Lead TQFP (derate 13.1mW/°C above +70°C)1047mW
θ _{JA} in Still Air+76°C/W
θJC+25°C/W

	32-Lead QFN (derate 21.3mW	//°C above +70°C)1702mW
	θ_{JA} in Still Air	+47°C/W
	θJC	+2°C/W
O	perating Temperature Range	40°C to +85°C
Ju	nction Temperature	+150°C
St	orage Temperature Range	65°C to +150°C
ES	SD Protection	
Нι	ıman Body Model (D_, D_, Q_,	Q_, SEL_, V _{BB} _)≥2kV
Sc	oldering Temperature (10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = 2.375V \text{ to } 5.5V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V. \text{ Typical values are at } V_{CC} - V_{EE} = 3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.})$ (Notes 1-4)

DADAMETED	OVANDO!	201	DITIONS		-40°C			+25°C			+85°C		
PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN TYP MAX			
INPUT (D_, D_, S	EL_)												
Single-Ended Input High Voltage	VIH		nected to the put, Figure 1	V _{CC} - 1.225		V _{CC} - 0.880	V _{CC} - 1.225		V _{CC} - 0.880				V
Single-Ended Input Low Voltage	VIL	V _{BB} _ connected to the unused input, Figure 1		V _{CC} - 1.945		V _{CC} - 1.625	V _{CC} - 1.945		V _{CC} - 1.625				V
Differential Input High Voltage	V _{IHD}	Figure 1		V _{EE} + 1.2		Vcc	V _{EE} + 1.2		Vcc			V _C C	V
Differential Input Low Voltage	VILD	Figure 1		VEE		V _{CC} - 0.095	VEE		V _{CC} - 0.095	VEE			V
Differential Input	V _{IHD} -	-	V _{CC} - V _{EE} < 3.0V	0.095		V _{CC} -	0.095		V _{CC} -	0.095			
Voltage	VILD	Figure 1	V _{CC} - V _{EE} ≥ 3.0V	0.095		3.000	0.095		3.000	0.095		3.000	V
Input Current	I _{IN}	VIH, VIL, V	IHD, VILD	-60		+60	-60		+60	-60		+60	μΑ
OUTPUT (Q_, Q_)												
Single-Ended Output High Voltage	Vон	Figure 2		V _{CC} - 1.145		V _{CC} - 0.895	V _{CC} - 1.145		V _{CC} - 0.895	V _{CC} - 1.145		V _{CC} - 0.895	V

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} - V_{EE} = 2.375V \text{ to } 5.5V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V. \text{ Typical values are at } V_{CC} - V_{EE} = 3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.})$ (Notes 1-4)

PARAMETER	SYMBOL	CONDITIONS		-40°C			+25°C			+85°C		UNITS
PANAMETER	STWIBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Single-Ended Output Low Voltage	V _{OL}	Figure 2	V _{CC} - 1.945		V _{CC} - 1.695	V _{CC} - 1.945		V _{CC} - 1.695	V _{CC} - 1.945		V _{CC} - 1.695	V
Differential Output Voltage	V _{OH} - V _{OL}	Figure 2	650	830		650	840		650	840		mV
REFERENCE OUT	TPUT (V _{BB}	_)										
Reference Voltage Output	V _{BB1} V _{BB2}	$I_{BB1} + I_{BB2} = \pm 0.5 \text{mA}$ (Note 5)	V _{CC} - 1.525	V _{CC} - 1.425	V _{CC} - 1.325	V _{CC} - 1.525	V _{CC} - 1.425	V _{CC} - 1.325	V _{CC} - 1.525	V _{CC} - 1.425	V _{CC} - 1.325	V
POWER SUPPLY									•			
Supply Current	IEE	(Note 6)		50	70		53	70		55	70	mA

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = 2.375 V \text{ to } 5.5 V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2 V, V_{IHD} - V_{ILD} = 0.15 V \text{ to } 1 V, f_{IN} \le 2.5 \text{GHz}, \text{ input duty cycle} = 50\%, input transition time = 125ps (20% to 80%). Typical values are at <math>V_{CC} - V_{EE} = 3.3 V, V_{IHD} = V_{CC} - 1 V, V_{ILD} = V_{CC} - 1.5 V, f_{IN} = 622 \text{ MHz}, input duty cycle} = 50\%, input transition time = 125ps (20% to 80%.)) (Note 7)$

PARAMETER	SYMBOL	CONDITIONS			-40°C			+25°C			+85°C		UNITS
PARAMETER	STWIBUL			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Differential Input- to-Output Delay	tPLHD, tPHLD	Figure 2	2	216	301	370	237	310	416	255	329	456	ps
SELto-Output Delay	tpLH2, tpHL2	transitio	Figure 4, input transition time = 500ps (20% to 80%) (Note 8)		1.34	2		1.25	2		1.44	2	ns
Output-to-Output Skew	tskoo	Figure 5 (Note 9)				15			15			30	ps
Input-to-Output Skew	tskio	Figure 6	Figure 6 (Note 10)			50			50			55	ps
Part-to-Part Skew	tskpp	(Note 1	1)			125			150			160	ps
A 1.1 1.D		01 1	$f_{IN} = 156MHz$		0.3	1.15		0.3	1.15		0.3	1.15	
Added Random Jitter (Note 12)	t _{RJ}	Clock pattern	$f_{IN} = 622MHz$		0.3	1.15		0.3	1.15		0.3	1.15	psrms
onter (Note 12)		pattern	$f_{IN} = 2.5GHz$		0.3	1.15		0.3	1.15		0.3	1.15	
Added Deterministic	Tou	PRBS	f _{IN} = 156Mbps		33	95		33	95		33	95	000 0
Jitter (Note 12)	T _{DJ}	2 ²³ - 1	f _{IN} = 622Mbps		21	61		21	61		21	61	psp-p

AC ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} - V_{EE} = 2.375 V \text{ to } 5.5 V)$, outputs loaded with $50\Omega \pm 1\%$ to $V_{CC} - 2 V$, $V_{IHD} - V_{ILD} = 0.15 V \text{ to } 1 V$, $f_{IN} \le 2.5 \text{GHz}$, input duty cycle = 50%, input transition time = 125ps (20% to 80%). Typical values are at $V_{CC} - V_{EE} = 3.3 V$, $V_{IHD} = V_{CC} - 1 V$, $V_{ILD} = V_{CC} - 1.5 V$, $f_{IN} = 622 \text{ MHz}$, input duty cycle = 50%, input transition time = 125ps (20% to 80%.)) (Note 7)


PARAMETER	SYMBOL	CONDITIONS		-40°C		+25°C			+85°C			GHz
PARAMETER			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Switching Frequency	fMAX	V _{OH} - V _{OL} ≥ 300mV, Figure 2	2.7			2.7			2.7			GHz
Select Toggle Frequency	fSEL	V _{OH} - V _{OL} ≥ 300mV, Figure 4	100			100			100			MHz
Output Rise and Fall Time (20% to 80%)	t _R , t _F	Figure 2	67	105	138	74	117	155	81	128	165	ps


- Note 1: Measurements are made with the device in thermal equilibrium.
- Note 2: Current into an I/O pin is defined as positive. Current out of an I/O pin is defined as negative.
- Note 3: DC parameters production tested at T_A = +25°C and guaranteed by design over the full operating temperature range.
- **Note 4:** Single-ended data input operation using V_{BB} is limited to $(V_{CC} V_{EE}) \ge 3.0V$.
- Note 5: Use VBB only for inputs that are on the same device as the VBB reference.
- Note 6: All pins open except VCC and VEE.
- Note 7: Guaranteed by design and characterization. Limits are set at ±6 sigma.
- Note 8: Measured from the 50% point of the input signal with the 50% point equal to VBB, to the 50% point of the output signal.
- Note 9: Measured between outputs of the same part at the signal crossing points for a same-edge transition.
- Note 10: Measured between input-to-output paths of the same part at the signal crossing points for a same-edge transition of the differential input signal.
- Note 11: Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.
- Note 12: Device jitter added to the differential input signal.

Typical Operating Characteristics

 $(V_{CC} - V_{EE} = 3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V, outputs loaded with 50 \Omega \pm 1\% to V_{CC} - 2V, f_{IN} = 622 MHz, input duty cycle = 50\%, input transition time = 125 ps (20\% to 80\%), unless otherwise noted.)$









Typical Operating Characteristics (continued)

 $(V_{CC} - V_{EE} = 3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V,$ outputs loaded with $50\Omega \pm 1\%$ to $V_{CC} - 2V$, $f_{IN} = 622$ MHz, input duty cycle = 50%, input transition time = 125ps (20% to 80%), unless otherwise noted.)





Pin Description

PIN	NAME	FUNCTION
1, 8, 22, 26, 29	Vcc	Positive Supply Input. Bypass each V _{CC} to V _{EE} with 0.1µF and 0.01µF ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.
2	V _{BB2}	Reference Output Voltage 2. Connect to the inverting or noninverting data input to provide a reference for single-ended operation. When used, bypass VBB2 to VCC with a 0.01µF ceramic capacitor. Otherwise leave open.
3	V _{BB1}	Reference Output Voltage 1. Connect to the inverting or noninverting data input to provide a reference for single-ended operation. When used, bypass V _{BB1} to V _{CC} with a 0.01µF ceramic capacitor. Otherwise leave open.
4	D0	Noninverting Differential Input 0. Internal 232k Ω to V _{CC} and 180k Ω to V _{EE} .
5	D0	Inverting Differential Input 0. Internal 180k Ω to VCC and 180k Ω to VEE.
6	D1	Noninverting Differential Input 1. Internal 232k Ω to VCC and 180k Ω to VEE.
7	D1	Inverting Differential Input 1. Internal 180k Ω to VCC and 180k Ω to VEE.
9	D2	Noninverting Differential Input 2. Internal 232k Ω to VCC and 180k Ω to VEE.
10	D2	Inverting Differential Input 2. Internal 180k Ω to VCC and 180k Ω to VEE.
11	D3	Noninverting Differential Input 3. Internal 232k Ω to VCC and 180k Ω to VEE.
12	D3	Inverting Differential Input 3. Internal 180k Ω to VCC and 180k Ω to VEE.
13	D4	Noninverting Differential Input 4. Internal 232k Ω to VCC and 180k Ω to VEE.
14	D4	Inverting Differential Input 4. Internal 180k Ω to VCC and 180k Ω to VEE.
15	D5	Noninverting Differential Input 5. Internal 232k Ω to V _{CC} and 180k Ω to V _{EE} .
16	D5	Inverting Differential Input 5. Internal 180k Ω to VCC and 180k Ω to VEE.
17, 32	VEE	Negative Supply Input
18	D6	Noninverting Differential Input 6. Internal 232k Ω to VCC and 180k Ω to VEE.
19	D 6	Inverting Differential Input 6. Internal 180k Ω to VCC and 180k Ω to VEE.



Pin Description (continued)

PIN	NAME	FUNCTION
20	D7	Noninverting Differential Input 7. Internal 232k Ω to V _{CC} and 180k Ω to V _{EE} .
21	D7	Inverting Differential Input 7. Internal 180k Ω to VCC and 180k Ω to VEE.
23	SEL0	Select Logic Input 0. Internal 165k Ω pulldown to V _{EE} .
24	SEL1	Select Logic Input 1. Internal 165kΩ pulldown to V _{EE} .
25	SEL2	Select Logic Input 2. Internal 165k Ω pulldown to V _{EE} .
27	Q1	Inverting Output 1. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
28	Q1	Noninverting Output 1. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
30	Q0	Inverting Output 0. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
31	Q0	Noninverting Output 0. Typically terminate with 50Ω resistor to V_{CC} - $2V$.
_	EP	Exposed Pad (QFN Package Only). Connect to VEE.




Figure 1. Input Definitions




Figure 3. Single-Ended Input-to-Output Propagation Delay Timing Diagram




Figure 2. Differential Input-to-Output Propagation Delay Timing Diagram




Figure 4. Select Input (SEL0) to Output (Q_, \overline{Q}) Delay Timing Diagram




Figure 5. Output-to-Output Skew (tSKOO) Definition

Detailed Description

The MAX9389 is a fully differential, high-speed, low-jitter 8-to-1 ECL/PECL mux with dual output buffers. The device is designed for clock and data distribution applications, and features extremely low propagation delay (310ps typ) and output-to-output skew (30ps max).

Three single-ended select inputs, SEL0, SEL1, and SEL2, control the mux function (see Table 1). The mux select inputs are compatible with ECL/PECL logic, and are internally referenced to the on-chip reference output (VBB1, VBB2), nominally VCC - 1.425V. The select inputs accept signals between VCC and VEE. Internal $165 k\Omega$ pulldowns to VEE ensure a low default condition if the select inputs are left open. Leaving SEL0, SEL1, and SEL2 open selects the D0, $\overline{D0}$ inputs by default.

The differential inputs D_, \overline{D} can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip reference voltage (VBB1, VBB2). Voltage reference outputs VBB1 and VBB2 provide the reference voltage needed for single-ended operations. A single-ended input of at least VBB_ ± 100 mV or a differential input of at least 100mV switches the outputs to the VOH and VOL levels specified in the *DC Electrical Characteristics* table. The maximum magnitude of the differential input from D_ to \overline{D} is ± 3.0 V. This limit also applies to the difference between a single-ended input and any reference voltage input.




Figure 6. Input-to-Output Skew (tskio) Definition

Table 1. Mux Select Input Truth Table

DATA OUTPUT	SEL0	SEL1	SEL2
D0*	L or open	L or open	L or open
D1	Н	L or open	L or open
D2	L or open	Н	L or open
D3	Н	Н	L or open
D4	L or open	L or open	Н
D5	Н	L or open	Н
D6	L or open	Н	Н
D7	Н	Н	Н

^{*}Default output when SEL0, SEL1, and SEL2 are left open.

Single-Ended Operation

The recommended supply voltage for single-ended operation is 3.0V to 3.8V. The differential inputs (D_, $\overline{\rm D}_{-}$) can be configured to accept single-ended inputs when operating at supply voltages greater than 2.725V. In single-ended mode operation, the unused complementary input needs to be connected to the on-chip reference voltage, VBB1 or VBB2, as a reference. For example, the differential D_, $\overline{\rm D}_{-}$ inputs are converted to a noninverting, single-ended input by connecting VBB1 or VBB2 to $\overline{\rm D}_{-}$ and connecting the single-ended input to D_. Similarly, an inverting input is obtained by connecting VBB1 or VBB2 to D_ and connecting the single-ended input to $\overline{\rm D}_{-}$. The single-ended input can be driven to VCC or VEE or with a single-ended LVPECL/LVECL signal.

In single-ended operation, ensure that the supply voltage (VCC -VEE) is greater than 2.725V. The input high minimum level must be at least (VEE + 1.2V) or higher for proper operation. The reference voltage VBB must be at least (VEE + 1.2V) because it becomes the highlevel input when a single-ended input swings below it. The minimum VBB output for the MAX9389 is (VCC - 1.525V). Substituting the minimum VBB output for (VBB = VEE + 1.2V) results in a minimum supply (VCC - VEE) of 2.725V. Rounding up to standard supplies gives the recommended single-ended operating supply ranges (VCC - VEE) of 3.0V to 5.5V.

When using the V_{BB} reference output, bypass it with a 0.01 μ F ceramic capacitor to V_{CC} . If V_{BB} is not being used, leave it unconnected. The V_{BB} reference can source or sink a total of 0.5mA (shared between V_{BB1} and V_{BB2}), which is sufficient to drive eight inputs.

Applications Information Output Termination

Terminate each output with a 50Ω to V_{CC} - 2V or use an equivalent Thevenin termination. Terminate each Q_ and \overline{Q} output with identical termination for minimal distortion. When a single-ended signal is taken from the differential output, terminate both Q_ and \overline{Q} .

Ensure that the output current does not exceed the current limits specified in the *Absolute Maximum Ratings* table. Under all operating conditions, the device's total thermal limits should not be exceeded.

Supply Bypassing

Bypass each V_{CC} to V_{EE} with high-frequency surface-mount ceramic $0.1\mu\text{F}$ and $0.01\mu\text{F}$ capacitors. For PECL, bypass each V_{CC} to V_{EE}. For ECL, bypass each V_{EE} to V_{CC}. Place the capacitors as close to the device as possible with the $0.01\mu\text{F}$ capacitor closest to the device pins.


Use multiple vias when connecting the bypass capacitors to ground. When using the V_{BB1} or V_{BB2} reference outputs, bypass each one with a $0.01\mu F$ ceramic capacitor to V_{CC} . If the V_{BB1} or V_{BB2} reference outputs are not used, they can be left open.

Traces

Circuit board trace layout is very important to maintain the signal integrity of high-speed differential signals. Maintaining integrity is accomplished in part by reducing signal reflections and skew, and increasing common-mode noise immunity.

Signal reflections are caused by discontinuities in the 50Ω characteristic impedance of the traces. Avoid discontinuities by maintaining the distance between differential traces, not using sharp corners or using vias. Maintaining distance between the traces also increases common-mode noise immunity. Reducing signal skew is accomplished by matching the electrical length of the differential traces.

Pin Configurations (continued)




Chip Information

TRANSISTOR COUNT: 716

PROCESS: Bipolar

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)




NOTES! 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982. 2. DATUM PLANE EHE IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE. 3. DIMENSIONS DI AND EL DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSIONIS O.254 MM ON DI AND EL DIMENSIONS. 4. THE TOP DE PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS. 5. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION. 7. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95, REGISTRATION MO-136. JEDEC VARIATIONS DIMENSIONS IN MILLIMETERS 5×5×1.0 MM MIN. MAX. **グ** 1.20 0.05 0.15 0.95 1.05 7.00 BSC MD-136. 8. LEADS SHALL BE COPLANAR WITHIN .004 INCH. 7.00 BSC 5.00 BSC E1 M N 0.45 0.75 0.15 ~~ 0.50 BSC 0.17 0.27 0.17 0.23 /VI /I X I /VI PACKAGE DUTLINE, 32L TGFP, 5×5×1.0 MM

21-0110

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



PKG.		16L 5x5			20L 5x5			28L 5x5			32L 5x5		
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MA	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.8	
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.0	
A3	(0.20 REF.			0.20 REF.			0.20 REF.			.20 REF		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.3	
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.1	
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.1	
е		0.80 BS	C.	0.65 BSC.			0.50 BSC.			0.50 BSC.			
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25		-	
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.5	
N		16			20	-		28			32		
ND		4			5			7			8		
NE		4			5			7			8		
JEDEC		WHHB			WHHC			WHHD-	1		WHHD	-2	

EXPOSED PAD VARIATIONS											
	D2		E2								
MIN.	NOM.	MAX.	MIN.	NOM.	MAX.						
3.00	3.10	3.20	3.00	3.10	3.20						
3.00	3.10	3.20	3.00	3.10	3.20						
3.15	3.25	3.35	3.15	3.25	3.35						
2.60	2.70	2.80	2.60	2.70	2.80						
3.00	3.10	3.20	3.00	3.10	3.20						
	MIN. 3.00 3.00 3.15 2.60	MIN. NOM. 3.00 3.10 3.00 3.10 3.15 3.25 2.60 2.70	D2 MIN. NOM. MAX. 3.00 3.10 3.20 3.00 3.10 3.20 3.15 3.25 3.35 2.60 2.70 2.80	D2 MIN. NOM. MAX. MIN. 3.00 3.10 3.20 3.00 3.00 3.10 3.20 3.01 3.21 3.25 3.35 3.15 2.60 2.70 2.80 2.60	D2 E2						

- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
 ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.

3. NI OF THE TOTAL NUMBER OF TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE NIDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.

▲ DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.

⚠ ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

10. WARPAGE SHALL NOT EXCEED 0.10 mm

COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMII
 DRAWING CONFORMS TO JEDEC MO220.



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600