# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



#### **General Description**

**Applications** 

The MAX9491 multipurpose clock generator is ideal for communication applications. It offers a factory-programmable PLL output that can be set to almost any frequency, ranging from 4MHz to 200MHz. The MAX9491 uses a one-time-programmable (OTP) ROM to program the PLL output. The MAX9491 also features an integrated voltage-controlled crystal oscillator (VCXO) that is tuned by a DC voltage. The VCXO output is used as the PLL input. The VCXO has a wide ±200ppm (typ) tuning range. The OTP on the MAX9491 is factory preset, based upon the customer request. Contact the factory for samples with preferred frequencies.

The device operates from a 3.3V supply and is specified over the -40°C to +85°C extended temperature range. The MAX9491 is available in 14-pin TSSOP and 20-pin TQFN (5mm x 5mm) packages.

Telecommunications Data Networking Systems Home Entertainment Centers SOHO

#### • 5MHz to 35MHz for Crystal-Clock Reference

- ♦ 5MHz to 50MHz for a Driver Clock Reference
- One Fractional-N PLL with Buffered Output
- ♦ 4MHz to 200MHz Output Frequency Range
- ♦ Low RMS Jitter PLL (< 13ps) at 197 MHz
- Integrated VCXO with ±200ppm Tuning Range
- Available in 14-Pin TSSOP and 20-Pin TQFN Packages
- +3.3V Supply
- ♦ -40°C to +85°C Temperature Range

#### **\_Ordering Information**

**Pin Configurations** 

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX9491ETP	-40°C to +85°C	20 TQFN-EP**	T2055-5
MAX9491EUD*	-40°C to +85°C	14 TSSOP	U14-2

\*Future product—contact factory for availability.

\*\*EP = Exposed pad.

#### 00/ °a/ GND 10 ن TOP VIEW 15 14 13 12 11 TOP VIEW 14 X2 GND X1 V<sub>DD</sub> 16 10 13 PD 9 I.C. 2 Х2 17 I.C. *Μ*ΛΧΙ*Μ* 8 I.C. 3 12 V<sub>DD</sub> I.C. X1 18 NIXIM MAX9491 7 V<sub>DD</sub> 4 11 GND MAX9491 I.C 19 I.C. 10 I.C. 6 TUNE 5 I.C. I.C. 20 GND 9 GND 2 3 4 11 15 CLK\_OUT 8 I.C. CLK\_OUT TUNE AGND GND VDDA TSSOP TQFN (5mm x 5mm)

#### M / X / M

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Features

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	0.3V to +4.0V
V <sub>DDA</sub> to AGND	-0.3V to +4.0V
All Other Pins to GND	0.3V to V <sub>DD</sub> + 0.3V
Short-Circuit Duration	
(all LVCMOS outputs)	
ESD Protection (Human Body Model)	±2kV

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = V_{DDA} = +3.0V \text{ to } +3.6V \text{ and } T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$ . Typical values at  $V_{DD} = V_{DDA} = 3.3V$ ,  $T_A = +25^{\circ}\text{C}$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
LVCMOS INPUTS (PD, X1 as a re	ference INPL	JT CLK)				
Input High Level	VIH		2.0		V <sub>DD</sub>	V
Input Low Level	VIL		0		0.8	V
High-Level Input Current	IН	$V_{IN} = V_{DD}$			20	μA
Low-Level Input Current	ΙL	$V_{IN} = 0$	-20			μΑ
CLOCK OUTPUT (CLK_OUT)						
Output High Level	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	V <sub>DD</sub> - 0.6			V
Output Low Level	VOL	I <sub>OL</sub> = 4mA			0.4	V
POWER SUPPLIES						
Digital Power-Supply Voltage	V <sub>DD</sub>		3.0		3.6	V
Analog Power-Supply Voltage	V <sub>DDA</sub>		3.0		3.6	V
Total Current for Digital and Analog Supplies	IDC	f <sub>OUT</sub> = 45MHz, no load f <sub>IN</sub> = 13MHz		10		mA
Power-Down Current	I <sub>DC</sub> 2	$\overline{PD} = low$		60		μA

#### AC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = V_{DDA} = +3.0V \text{ to } +3.6V, C_L = 10\text{pF} \text{ and } T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}.$  Typical values are at  $V_{DD} = V_{DDA} = 3.3V$ ,  $T_A = +25^{\circ}\text{C}$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
OUTPUT CLOCK (CLK_OUT)	•					•
Minimum Frequency Range	6	$f_{IN} = 5MHz$ to $50MHz$	4			
Maximum Frequency Range	fout	$C_L < 5pF$	133	200		MHz
Clock Rise Time	t <sub>R</sub>	20% to 80% of V <sub>DD</sub> , f <sub>OUT</sub> = 80MHz, $f_{IN}$ = 13MHz		1.5		ns
Clock Fall Time	tF	80% to 20% of V <sub>DD</sub> , f <sub>OUT</sub> = 80MHz, $f_{IN} = 13$ MHz		1.3		ns
Duty Cycle		$f_{OUT} = 45 MHz$ , $f_{IN} = 13 MHz$	44	50	56	%
		$f_{OUT} = 45MHz$ , $f_{IN} = 13MHz$		14		
Output Period Jitter	JP	$f_{OUT} = 80MHz$ , $f_{IN} = 13MHz$		22		ps RMS
		$f_{OUT} = 197 MHz$ , $f_{IN} = 13 MHz$		13		111010
Soft Power-On Time	tPO2	$\overline{PD}$ from low to high, f <sub>OUT</sub> = 45MHz, f <sub>IN</sub> = 13MHz, see Figure 2		1		ms
Hard Power-On Time	tPO1	See Figure 2		15		ms
VCXO CLOCK						
Crystal Frequency	fxtl			27		MHz
Crystal Accuracy				±30		ppm
Tuning Voltage Range	VTUNE		0		3	V
VCXO Tuning Range		$V_{TUNE} = 0$ to 3V, $C_1 = C_2 = 4pF$	±150	±200		ppm
TUNE Input Impedance	ZTUNE			95		kΩ
Output CLK Accuracy		$V_{TUNE} = 1.5V, C_1 = C_2 = 4pF$		±50		ppm

**Note 1:** All parameters are tested at  $T_A = +25^{\circ}$ C. Specifications over temperature are guaranteed by design and characterization. **Note 2:** Guaranteed by design and characterization; limits are set at ±6 sigma.

 $(V_{DD} = V_{DDA} = +3.3V, T_A = +25^{\circ}C, f_{IN} = 13MHz clock, C_L = 10pF, 27MHz, unless otherwise noted.)$ **SUPPLY CURRENT vs. TEMPERATURE RISE TIME vs. TEMPERATURE** 13 2.2 f<sub>IN</sub> = 13MHz f<sub>IN</sub> = 13MHz  $f_{OUT} = 45 MHz$ f<sub>OUT</sub> = 45MHz 12 1.8 SUPPLY CURRENT (mA) RISE TIME (ns) 11 1.4 10 1.0 9 0.6 8 0.2

85


60


-40

-15

\_\_\_\_\_

**Typical Operating Characteristics** 





10

TEMPERATURE (°C)

35

-40

-15

JITTER vs. TEMPERATURE

TEMPERATURE (°C)

35


10

85

CLK1

1V/div

60




TYPICAL CLK\_OUT WAVEFORM AT 80MHz


4ns/div

 $V_{DD} = V_{DDA} = 3.0V$ 

**JITTER vs. TEMPERATURE** 




TYPICAL CLK\_OUT WAVEFORM AT 197MHz








TEMPERATURE (°C)





#### **Typical Operating Characteristics (continued)**

 $(V_{DD} = V_{DDA} = +3.3V, T_A = +25^{\circ}C, f_{IN} = 13MHz clock, C_L = 10pF, 27MHz, unless otherwise noted.)$ 



45MHz OUTPUT


AL AND MANY MANY MANY

10dB/REF = 0dBm


CENTER = 45MHz

SPAN = 2MHz


RBW = 3kHz VBW = 3kHz ATN = 20dB



80MHz OUTPUT



MAX9491



#### **Pin Description**

PI	PIN		FUNCTION
TQFN	TSSOP	NAME	FUNCTION
1	5	TUNE	VCXO Tune Voltage Input. If using a reference clock input or VCXO is not used, connect TUNE to $V_{\mbox{DD}}.$
2		V <sub>DDA</sub>	Analog Power Supply. Bypass to GND with a $0.1\mu F$ capacitor.
3		AGND	Analog Ground
4, 10, 11	6, 9, 11	GND	Ground
5	7	CLK_OUT	Output Clock. Internally pulled down.
6–9, 14, 19, 20	2, 3, 8, 10	I.C.	Internally Connected. Leave unconnected for normal operation.
12, 13, 16	4, 12	V <sub>DD</sub>	Power Supply. Bypass to GND with a 0.1µF capacitor.
15	13	PD	Active-Low Power-Down Input. Pull high for normal operation. Drive $\overline{\text{PD}}$ low to place MAX9491 in power-down mode. Internally pulled down.
17	14	X2	Crystal Connection 2. Leave unconnected if using a reference clock.
18	1	X1	Crystal Connection 1 or Reference Clock Input
EP	_	EP	Exposed Paddle (TQFN Only). Connect EP to GND or leave unconnected.

#### **Detailed Description**

The MAX9491 features a programmable fractional-N PLL, so frequencies between 4MHz to 200MHz can be generated. The device provides a buffered PLL clock output. The crystal input frequency can be between 5MHz and 35MHz, and the clock input between 5MHz and 50MHz. The internal VCXO has a fine-tuning range of  $\pm$ 200ppm.

#### **Power-Down**

Driving PD low places the MAX9491 in power-down mode. PD then sets CLK\_OUT to high impedance and

shuts down the PLL. CLK\_OUT has an  $80 \text{k}\Omega$  (typ) internal pulldown resistor.

#### Voltage-Controlled Crystal Oscillator (VCXO)

The MAX9491's internal VCXO produces a reference clock for the PLL used to generate the CLK\_OUT. The oscillator uses a crystal as the base frequency reference and has a voltage-controlled tuning input for micro adjustment in a  $\pm 200$ ppm range. The tuning voltage, V<sub>TUNE</sub>, can vary from 0 to 3V as shown in Figure 1. The crystal should be AT-cut and oscillate on its fundamental mode with  $\pm 30$ ppm. The crystal shunt capacitor



should be less than 10pF, including board parasitic capacitance. To achieve up to ±200ppm pullability, make sure the crystal-loading capacitance is less than 14pF. The VCXO is a free-running oscillator. It starts oscillating




Figure 1. VCXO Tuning Range for a 27MHz Crystal

with an internal POR signal and can be disabled by  $\overline{\text{PD}}$ . When VCXO is not used, connect TUNE to V<sub>DD</sub>.

#### Applications Information

#### Using an Input Clock as the Reference

When an input clock is used as the reference, connect the input clock to X1, leave X2 unconnected, and connect TUNE to  $V_{DD}$ .

#### **Crystal Selection**

When using a crystal with the MAX9491's internal oscillator, connect the crystal to X1 and X2. Choose an ATcut crystal that oscillates on its fundamental mode with  $\pm$ 30ppm and loading capacitance less than 14pF. To achieve a wide VCXO tuning range, select a crystal with motional capacitance greater than 7fF and connect 6pF or less shunt capacitors at both X1 and X2 to ground. When the VCXO is used as an oscillator, select both shunt capacitors to approximately 13pF. The optimal shunt capacitors for achieving minimum frequency offset can be determined experimentally.




Figure 2. PLL Settling Time

#### Board Layout Considerations and Bypassing

The MAX9491's high-frequency oscillator requires proper layout to ensure stability. For best performance, place components as close as possible to the device.


Digital or AC transient signals on GND can create noise at the clock output. Return GND to the highest quality ground available. Bypass each  $V_{DD}$  and  $V_{DDA}$  with a 0.1µF capacitor, placed as close as possible to the device. Careful PC board ground layout minimizes crosstalk between the output and digital inputs.

**Chip Information** 

PROCESS: CMOS


#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



### \_ Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

			CC	IOMN	N DIN	IENSIO	٧S								EXI	POSED	D PAD	VARI	ATION	S		
PKG.	1	6L 5x	5	20L	. 5x5		28L 5	x5	3	2L 5x5		40L 5x5		PKG.		D2			E2		exceptions	DOWN
SYMBOL	MIN.	NOM.	MAX. I	IN. N	M. NC	IAX. MI	. NOM	MAX.	MIN.	NOM. MA	X. MIN	I. NOM. MA	λX.	CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	±0.15	BONDS ALLOW
A												0 0.75 0.8		T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
A1	0	0.02			.02 0			0.05	<u> </u>	0.02 0.		0.02 0.	05	T1655-3	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
A3	<u> </u>	20 RE			REF	_	).20 RI	-	<u> </u>	20 REF.	_	0.20 REF.		T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
b								_				5 0.20 0.2		T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
D E												0 5.00 5. 0 5.00 5.		T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
e		.80 B	· ·		5 BS(		0.50 B			50 BSC.		0.40 BSC.		T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40	YES
<u>k</u>	0.25			25	- 000	- 0.2		30.	0.25		_	5 0.35 0.		T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	**	YES
L		0.40		45 0	55 0				· ·	0.40 0	<u> </u>	0 0.50 0.		T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	**	YES
 L1	-	-	-		-			-	-		0.3		_	T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	**	NO
N		16	$ \rightarrow $		20		28		<b>                                     </b>	32	-	40		T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	**	NO
ND		4			5		7			8		10		T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	**	YES
NE		4			5		7			8		10		T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40	YES
		WHHE	a I	W	НС		WHH	D-1	W	VHHD-2				T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	**	NO
JEDEC		VVNNC			-																	
JEDEC														T3255-3	3.00	3.10	3.20	<b>3</b> .00	3.10	3.20	**	YES
			5										_	T3255-3 T3255-4	3.00	3.10	3.20	<b>3</b> .00	3.10	3.20	**	NO
OTES:					CING	CONF	ORM TO	) ASM	E Y14.	.5M-1994	ł.			T3255-3 T3255-4 T3255-5	3.00 3.00	3.10 3.10	3.20 3.20	<b>3</b> .00 3.00	3.10 3.10	3.20 3.20	**	NO YES
OTES: 1. DIN	IENSIO	олілс	G & TOL	ERAN						.5M-1994 EGREES				T3255-3 T3255-4 T3255-5 T3255N-1	3.00 3.00 3.00	3.10 3.10 3.10	3.20 3.20 3.20	<b>3</b> .00 3.00 3.00	3.10 3.10 3.10	3.20 3.20 3.20	** ** **	NO YES NO
OTES: 1. DIN 2. ALL 3. N IS	IENSIO DIME STHE	ONING INSIOI TOTA	6 & TOL NS ARE L NUM	ERAN IN MI ER O	LLIMI F TEF	ETERS. RMINAL	ANGLE 8.	S ARE	E IN DI	EGREES		SHALL		T3255-3 T3255-4 T3255-5	3.00 3.00	3.10 3.10 3.10	3.20 3.20	3.00 3.00 3.00 3.20	3.10 3.10 3.10 3.30	3.20 3.20 3.20 3.40	** ** ** **	NO YES
OTES: 1. DIN 2. ALL 3. N IS COI OP IDE 0.24 0.	IENSIC DIME THE THE TONA TIONA NTIFIE IENSIC 5 mm A AND N POPUL PLANA	ONINC INSIO TOTA MINAL MINAL MINAL MINAL MINAL ON 6 A NE RE LATIO ARITY	G & TOL NS ARE L NUMI . #1 IDE JESD 9 T MUS T MUS T MUS N BE E APPLIE .30 mm FER TO N IS PO	ERAN IN MI ER O NTIFIE I-1 SF BE L( THER TO M FROM THE SSIBL	LLIMI F TEF P-01: DCAT A M IETAI I TER NUM E IN THE	ETERS. RMINAL ND TER 2. DET ED WIT OLD OF LLIZED MINAL BER OF A SYMI EXPOS	ANGLE S. AINAL I IILS OF HIN TH MARK TERMII TIP. TERMII IETRIC ED HEA	S ARE NUMB TERM E ZON ED FE NAL AI NAL SIN	E IN DI ERING MINAL NE IND ATUR ND IS ON E/ SHIOP K SLU	EGREES G CONVE #1 IDEN DICATED E. MEASUF ACH D A N. IG AS WE	ENTION TIFIER THE 1 RED BE ND E S	THE TERI	PECTIVI	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00	3.10 3.10 3.10	3.20 3.20 3.20	3.00 3.00 3.00 3.20	3.10 3.10 3.10 3.30	3.20 3.20 3.20 3.40	** ** ** **	NO YES NO YES
OTES: 1. DIN 2. ALL 3. N IS COP IDE COP IDE CO 0.24 0.2	IENSIG DIME THE ETERI NFORI TIONA NFORI TIONA NFORI TIONA NFORI NFORI AND N POPUL PLANA AWING 355-3 A	CONNOC CONSTRUCTION CONTONAL MINAL MINAL MINAL CONTON CONC	G & TOL NS ARE L NUMI . #1 IDE JESD 9 T MUS Y BE E APPLIE .30 mm FER TO N IS PO APPLII IFORM 2855-6.	ERAN IN MI ER O NTIFIE -1 SF BE LO THER TO N FROM THE SSIBL S TO TO J	LLIMI F TEF P-01: DCAT CAT I ETAI I TER NUMI E IN THE EDEC	ETERS. RMINAL ND TER 2. DET. ED WIT OLD OF LLIZED MINAL BER OF A SYMI EXPOS C MO22	ANGLE 3. //INAL I IILS OF HIN TH MARK FERMII FIP. TERMII IETRIC ED HEA ), EXCE	S ARE NUMB TERM E ZON ED FE NAL AI NAL SIN	E IN DI ERING MINAL NE IND ATUR ND IS ON E/ SHIOP K SLU	EGREES G CONVE #1 IDEN DICATED E. MEASUF ACH D A N. IG AS WE	ENTION TIFIER THE 1 RED BE ND E S	RARE FERMINAL TWEEN GIDE RESP	PECTIVI	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.20	3.10 3.10 3.10 3.30	3.20 3.20 3.20 3.40	3.00 3.00 3.00 3.20	3.10 3.10 3.30 SEE CO	3.20 3.20 3.20 3.40	** ** ** DIMENS	NO YES NO YES IONS TAI
OTES: 1. DIN 2. ALL 3. N IS COP IDE COP COP COP COP COP COP COP COP	IENSIC DIME S THE E TERR NFORI TIONA IENSIC 5 mm A AND N POPUL PLANA AWINC 355-3 A RPAG	DNINC INSIO TOTA MINAL M TO L, BU DN b / AND 0 NE RE AND 0 NE RE LATIO ARITY 3 CON ARITY 5 CON	G & TOL NS ARE L NUMI . #1 IDE JESD 9 T MUS <sup>-1</sup> V BE E APPLIE .30 mm FER TO N IS PO APPLII IFORM 2855-6.	ERAN IN MI ER O NTIFIE -1 SF BE L TO M FROM THE SSIBL S TO TO J EXC	LLIMI F TEF ER AN P-012 DCAT CAT CAT ER AN IETAI I TER NUM E IN THE EDEC	ETERS. RMINAL ND TER 2. DET. 2. DET. 2	ANGLE S. MINAL I ILS OF HIN TH MARK TERMII TERMII IETRIC ED HEA 0, EXCE	S ARE NUMB TERM E ZON ED FE NAL AI NALS AL FA T SIN EPT E	E IN DI ERINC MINAL VE IND ATUR ND IS ON E/ SHIOP K SLU KPOSE	EGREES G CONVE #1 IDEN DICATED E. MEASUF ACH D A N. IG AS WE ED PAD I	ENTION TIFIER THE 1 RED BE ND E S	THE TERI	PECTIVI	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.20	3.10 3.10 3.10 3.30	3.20 3.20 3.20 3.40	3.00 3.00 3.00 3.20	3.10 3.10 3.30 SEE CO	3.20 3.20 3.20 3.40	** ** ** DIMENS	NO YES NO YES IONS TAI
OTES: 1. DIN 2. ALL 3. N IS COP IDE COP COP COP COP COP COP COP COP	IENSIC DIME S THE E TER NFOR NTIFIE IENSIC I	DNINC INSIO TOTA MINAL M TO L, BU DN b / AND 0 DN b / AND 0 NE RE LATIO ARITY 3 CON ARITY 5 CON ARITY 3 CON	6 & TOL NS ARE L NUMI JESD 9 T MUS T MUS T MUS T MUS T MUS T MUS T MUS N IS PC APPLIE APPLIE IFORM 2855-6. ALL NO DR PAC	ERAN IN MI ER O VTIFIE BE L THER TO N FROM THE SSIBL S TO TO J EXCC (AGE	LLIMI F TEF ER AN P-01: COCAT A MO IETA I TER NUMI E IN THE EDEC ORIE	ETERS. RMINAL ND TER 2. DET, DUD OF ULIZED MINAL BER OF A SYMI EXPOS C MO22 0.10 mm ENTATIO	ANGLE S. MINAL I UILS OF HIN TH MARK TERMII TERMII IETRIC ED HEA D, EXCE	S ARE NUMB TERM ED FE NAL AI NALS AL FA T SIN EPT EX	E IN DI ERING MINAL NE IND ATUR ND IS ON E/ SHIOP K SLU KPOSE	EGREES G CONVE #1 IDEN DICATED E. MEASUF ACH D A N. IG AS WE ED PAD I	ENTION TIFIER THE 1 RED BE ND E S	THE TERI	PECTIVI	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.20	3.10 3.10 3.10 3.30	3.20 3.20 3.20 3.40	3.00 3.00 3.00 3.20	3.10 3.10 3.30 SEE CO	3.20 3.20 3.20 3.40	** ** ** DIMENS	NO YES NO YES
OTES: 1. DIN 2. ALL 3. N IS COI OP IDE 0.29 0.29 0.20 0.	IENSIC DIME S THE E TER NFOR NTIFIE IENSIC MENSIC PLAN/ AWINC 355-3 A RPAG RKING MBER	ONINC INSION TOTA MINAL MIDA ER MA ON b A AND 0 NE RE AND 0 NE RE LATIO ARITY 3 CON T E SHA 3 SF( 0 OF LE	G & TOL NS ARE #1 IDE ISSD 9 T MUS Y BE E APPLIE 30 mm FER T( N IS P( APPLII IFORM 2855-6. ALL NO DR PAC SALL NO DR PAC	ERAN IN MI ER O NTIFIE BE LO THER TO N FROM THE SSIBL S TO TO J EXCO (AGE IOWN	LLIMI F TEF ER AN P-01: DCAT A MU IETAI I TER NUMI E IN THE EDEC ORIE	ETERS. RMINAL ND TER 2. DET, DLD OF ED WIT DLD OF MINAL BER OF A SYMI EXPOS C MO22 0.10 mm ENTATIO ENTATIO	ANGLE S. MINAL I IILS OF HIN TH MARK TERMII TERMII IETRIC ED HEA D, EXCE	S ARE NUMB TERN E ZON ED FE NAL AI NALS AL FA T SIN EPT E) EREN NCE (	E IN DI ERING WINAL NE IND ATUR ND IS ON E/ SHIOP K SLU KPOSE	EGREES G CONVE #1 IDEN DICATED E. MEASUF ACH D A N. IG AS WE ED PAD I NLY.	ENTION TIFIER THE 1 RED BE ND E S ELL AS DIMEN	ARE FERMINAL STWEEN SIDE RESP THE TERI SION FOR	PECTIVI	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.20	3.10 3.10 3.10 3.30	3.20 3.20 3.40 3.40	3.00 3.00 3.20 3.20 **	3.10 3.10 3.10 3.30 SEE CO	3.20 3.20 3.20 3.40	** ** ** DIMENS	NO YES NO YES IONS TAI
OTES: 1. DIN 2. ALL 3. N IS COI OP IDE 0.29 0.29 0.20 0.	IENSIC DIME S THE E TER NFOR NTIFIE IENSIC MENSIC PLAN/ AWINC 355-3 A RPAG RKING MBER	ONINC INSION TOTA MINAL MIDA ER MA ON b A AND 0 NE RE AND 0 NE RE LATIO ARITY 3 CON T E SHA 3 SF( 0 OF LE	G & TOL NS ARE #1 IDE ISSD 9 T MUS Y BE E APPLIE 30 mm FER T( N IS P( APPLII IFORM 2855-6. ALL NO DR PAC SALL NO DR PAC	ERAN IN MI ER O NTIFIE BE LO THER TO N FROM THE SSIBL S TO TO J EXCO (AGE IOWN	LLIMI F TEF ER AN P-01: DCAT A MU IETAI I TER NUMI E IN THE EDEC ORIE	ETERS. RMINAL ND TER 2. DET, DLD OF ED WIT DLD OF MINAL BER OF A SYMI EXPOS C MO22 0.10 mm ENTATIO ENTATIO	ANGLE S. MINAL I IILS OF HIN TH MARK TERMII TERMII IETRIC ED HEA D, EXCE	S ARE NUMB TERN E ZON ED FE NAL AI NALS AL FA T SIN EPT E) EREN NCE (	E IN DI ERING WINAL NE IND ATUR ND IS ON E/ SHIOP K SLU KPOSE	EGREES G CONVE #1 IDEN DICATED E. MEASUF ACH D A N. IG AS WE ED PAD I NLY.	ENTION TIFIER THE 1 RED BE ND E S ELL AS DIMEN	THE TERI	PECTIVI	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.20	3.10 3.10 3.10 3.30	3.20 3.20 3.20 3.40 3.40	3.00 3.00 3.20 3.20 ** **	3.10 3.10 3.10 3.30 SEE CO	3.20 3.20 3.20 3.40 MMON	** ** DIMENS	NO YES NO YES IONS TAI

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

© 2006 Maxim Integrated Products