



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MAX96707

14-Bit GMSL Serializer with High-Immunity/ Bandwidth Mode and Coax/STP Cable Drive

General Description

The MAX96707 is a compact serializer in a 4mm x 4mm TQFN package especially suited for automotive camera applications. In high-bandwidth mode, the parallel-clock maximum is 116MHz for 12-bit linear or combined HDR data types.

The embedded control channel operates at 9.6kbps to 1Mbps in I²C mode, allowing programming of serializer, deserializer (SerDes), and camera registers independent of video timing.


For driving longer cables, the IC has programmable pre/deemphasis. Programmable spread spectrum is available on the serial output. The serial output meets ISO 10605 and IEC 61000-4-2 ESD standards. The supply range is 1.7V to 1.9V.

The MAX96707 is available in a 24-pin TQFN package with 0.5mm lead pitch, and operates over the -40°C to +115°C temperature range.

Applications

- Automotive Camera Applications

Simplified Block Diagram



Ordering Information appears at end of data sheet.

Benefits and Features

- Ideal for Safety Camera Applications
 - Works with Low-Cost 50Ω Coax (100Ω STP) Cables
 - Error Detection of Video/Control Data
 - High-Immunity Mode for Robust Control-Channel EMC Tolerance
 - Retransmission of Control Data Upon Error Detection
 - Best-in-Class Supply Current: 88mA (max)
 - Pre/Deemphasis Allows 15m Cable at Full Speed
 - 24-Pin (4mm x 4mm) TQFN Package with 0.5mm Lead Pitch
- High-Speed Data Serialization for Megapixel Cameras
 - Up to 1.74Gbps Serial-Bit Rate
 - 12.5MHz to 87MHz x 12-Bit + H/V Data
 - 36.66MHz to 116MHz x 12-Bit + H/V Data (through Internal Encoding)
- Multiple Modes for System Flexibility
 - 9.6kbps to 1Mbps Control Channel in I²C Mode (with Clock Stretch)
 - Crosspoint Switch Accepts Any Input Bitmap
 - Modes for Encoded VSYNC and HSYNC
- Reduces EMI and Shielding Requirements
 - Programmable Output Spread Spectrum
 - Tracks Spread Spectrum Applied at the Parallel Input
 - 1.7V to 1.9V I/O Supply
- Peripheral Features for Camera Power-Up and Verification
 - Built-In PRBS Generator for BER Testing
 - Dedicated GPO for Camera Frame-Sync Trigger and Other Uses
 - Remote/Local Wake-Up from Sleep Mode
- Meets AEC-Q100 Automotive Specification
 - -40°C to +115°C Operating Temperature
 - ±8kV Contact and ±15kV Air IEC 61000-4-2 and ISO 10605 ESD Protection

TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	1
Absolute Maximum Ratings	6
Package Information	6
24-Pin TQFN-EP	6
DC Electrical Characteristics	7
AC Electrical Characteristics	10
Typical Operating Characteristics	13
Pin Configuration	15
Pin Description	15
Functional Block Diagram	17
Detailed Description	22
Serial Link Signaling and Data Format	22
Operating Modes	22
Video/Configuration Link	22
Single/Double Mode	23
HS/VS Encoding	23
Error Detection	23
Bus Widths	23
Control Channel and Register Programming	27
Forward Control Channel	27
Reverse Control Channel	27
I ² C Interface	27
Remote-End Operation	27
Clock-Stretch Timing	27
Packet-Based I ² C	27
Packet Protocol Summary	28
Control-Channel Error Detection and Packet Retransmission	28
GPO/GPI Control	28
Spread Spectrum	28
Cable Type Configuration	28
Crossbar Switch	28
Video Timing Generator	28
Shutdown/Sleep Modes	30
Configuration Link	30

TABLE OF CONTENTS (CONTINUED)

Serialization Disable	30
Sleep Mode	30
Link Startup Procedure	31
Register Map	32
GMSL Register Map	32
seraddr (0x00)	36
desaddr (0x01)	36
ss (0x02)	37
sdiv (0x03)	37
main_control (0x04)	38
prbs_len (0x05)	38
cmlvl_preemp (0x06)	39
config (0x07)	40
rsvd_8 (0x08)	40
i2c_source (0x09, 0x0B)	41
i2c_dest (0x0A, 0x0C)	41
i2c_config (0x0D)	42
gpio_en (0x0E)	42
gpio_out (0x0F)	43
gpio_in (0x10)	43
errg (0x11)	44
rsvd_12 (0x12)	44
pd (0x13)	45
pktcc_lock (0x14)	45
input_status (0x15)	46
max_rt_err (0x16)	46
rsvd_17 (0x17)	47
crc (0x18 to 0x1B)	47
cc_crc_errcnt (0x1C)	47
rsvd_1d (0x1D)	47
id (0x1E)	48
revision (0x1F)	48
crossbar (0x20 to 0x3E)	48
crossbar_hs (0x3F)	49
crossbar (0x40)	49
crossbar_de (0x41)	50
link_config (0x42)	50

TABLE OF CONTENTS (CONTINUED)

sync_gen_config (0x43)	51
vs_dly (0x44 to 0x46)	51
vs_h (0x47 to 0x49)	52
vs_l (0x4A to 0x4C)	52
cxtp (0x4D)	52
hs_dly (0x4E to 0x50)	53
rsvd (0x51 to 0x53, 0x5D to 0x5F)	53
hs_h (0x54, 0x55)	53
hs_l (0x56, 0x57)	53
hs_cnt (0x58, 0x59)	54
de_dly (0x5A to 0x5C)	54
de_h (0x60, 0x61)	54
de_l (0x62, 0x63)	54
de_cnt (0x64, 0x65)	55
prbs_type (0x66)	55
dbl_align_to (0x67)	56
cc_crc_length (0x68)	56
hi_lo (0x69)	57
rsvd_96 (0x96)	57
rsvd_97 (0x97)	58
rsvd_98 (0x98)	58
rsvd_99 (0x99)	58
pktcc_en (0x9A)	59
rsvd_C8 (0xC8)	59
rsvd_c9 (0xC9)	59
rsvd_fc (0xFC)	60
rsvd_fd (0xFD)	60
rsvd_fe (0xFE)	61
rsvd_ff (0xFF)	61
Applications Information	62
Parallel Interface	62
Bus Data Width	62
Bus Data Rates	62
Crossbar-Switch Programming	63
Recommended Crossbar-Switch Program Procedure	63

TABLE OF CONTENTS (CONTINUED)

Timing-Generator Programming	66
Double-Mode Alignment	66
External High/Low Signal	66
Align from HS or DE	66
I ² C Interface	66
I ² C Bit Rate	66
Software Programming of Device Addresses	67
I ² C Address Translation	67
Configuration Blocking	67
Cascaded/Parallel Devices	67
Dual μ C Control	67
Spread Spectrum	68
Manual Programming of the Spread-Spectrum Divider	68
Equation:	68
Board Layout	69
Power-Supply Circuits and Bypassing	69
High-Frequency Signals	69
ESD Protection	69
Compatibility with Other GMSL Devices	70
Device Configuration and Component Selection	70
Internal Input Pulldowns	70
I ² C Pullup Resistors	71
AC-Coupling Capacitors	71
Cables and Connectors	71
PRBS	71
GPI/GPO	71
Fast Detection of Loss-of-Lock	72
Providing a Frame Sync (Camera Applications)	72
Entering/Exiting Sleep Mode	72
Typical Application Circuits	73
Ordering Information	73
Revision History	74

LIST OF FIGURES

Figure 1. Serial-Output Parameters	19
Figure 2. Output Waveforms at OUT+, OUT-	20
Figure 3. Single-Ended Output Template	20
Figure 4. Worst-Case Pattern Input	20
Figure 5. Parallel Clock Input Requirements	20
Figure 6. I ² C Timing Parameters	21
Figure 7. Differential Output Template	21
Figure 8. Input Setup and Hold Times	22
Figure 9. GPI-to-GPO Delay	22
Figure 10. Serializer Delay	23
Figure 11. Link Startup Time	23
Figure 12. Power-Up Delay	24
Figure 13. 24-Bit Mode Serial-Data Format	26
Figure 14. 27-Bit High-Bandwidth Mode Serial-Data Format	27
Figure 15. 32-Bit Mode Serial-Data Format	28
Figure 16. Coax Connection	30
Figure 17. Crossbar-Switch Dataflow	31
Figure 18. Sync-Signal Format For Video-Timing Generation	31
Figure 19. State Diagram	32
Figure 20. Crossbar-Switch Default Mapping	67
Figure 21. Human Body Model ESD Test Circuit	71
Figure 22. IEC 61000-4-2 Contact Discharge ESD Test Circuit	71
Figure 23. ISO 10605 Contact Discharge ESD Test Circuit	71

LIST OF TABLES

Table 1. Reverse Control-Channel Modes	29
Table 2. Link-Startup Procedure	33
Table 3. Input Data-Width Selection	64
Table 4. Data-Rate Selection	64
Table 5. Crossbar Output to Serial Link Map (D23:0)	65
Table 6. Crossbar Output to Serial Link Map (D31:24 and Special Packets)	66
Table 7. Legend	67
Table 8. Timing-Generator Parameter Restrictions	68
Table 9. Output Spread	70
Table 10. Spread Limitations	70
Table 11. Modulation Coefficients and Maximum SDIV Settings	71
Table 12. Feature Compatibility	72
Table 13. Suggested Connectors and Cables for GMSL	73

Absolute Maximum Ratings

AVDD to GND*	-0.5V to +1.9V	Continuous Power Dissipation, T _A = +70°C
DVDD to GND*	-0.5V to +1.9V	TQFN (derate 27.8 mW/°C above +70°C)
OUT+, OUT- to GND*	-0.5V to +1.9V	2222.2mW
All Other Pins to GND*	-0.5V to (DVDD + 0.5V)	Operating Temperature Range
OUT+, OUT- Short Circuit to Ground or Supply	Continuous	-40°C to +115°C
		Junction Temperature
		+125°C
		Storage Temperature Range
		-40°C to +150°C
		Soldering Temperature (reflow)
		+260°C

*EP externally connected to GND.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

24-Pin TQFN-EP

Package Code	T2444+4
Outline Number	21-0139
Land Pattern Number	90-0022
Single-Layer Board:	
Junction-to-Ambient Thermal Resistance (θ _{JA})	48
Junction-to-Case Thermal Resistance (θ _{JC})	3
Four-Layer Board:	
Junction-to-Ambient Thermal Resistance (θ _{JA})	36
Junction-to-Case Thermal Resistance (θ _{JC})	3

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

DC Electrical Characteristics

($V_{DVDD} = V_{AVDD} = 1.7V$ to $1.9V$, $R_L = 100\Omega \pm 1\%$ (differential), $T_A = -40^\circ C$ to $+115^\circ C$, EP connected to GND, typical values are at $V_{DVDD} = V_{AVDD} = 1.8V$, $T_A = +25^\circ C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SINGLE-ENDED INPUTS (DIN_, PCLKIN, HS, VS, HIM, MS)						
High-Level Input Voltage	V_{IH}		0.65 x V_{DVDD}			V
Low-Level Input Voltage	V_{IL}			0.35 x V_{DVDD}		V
Input Current	I_{IN}	$V_{IN} = 0$ to V_{DVDD}	-20		+20	μA
SINGLE-ENDED OUTPUT (GPO)						
High-Level Output Voltage	V_{OH}	$I_{OH} = -2mA$	$V_{DVDD} - 0.2$			V
Low-Level Output Voltage	V_{OL}	$I_{OL} = 2mA$		0.2		V
Output Short-Circuit Current	I_{OS}	$V_O = 0V$	3	12	21	mA
I²C and GENERAL-PURPOSE I/Os (SDA, SCL, GPIO_) with OPEN-DRAIN OUTPUTS						
High-Level Input Voltage	V_{IH}		0.7 x V_{DVDD}			V
Low-Level Input Voltage	V_{IL}			0.3 x V_{DVDD}		V
Input Current	I_{IN}	$V_{IN} = 0$ to V_{DVDD} (Note 2), SDA, SCL	-110		+5	μA
		$V_{IN} = 0$ to V_{DVDD} (Note 2), GPIO_	-80		+5	
Low-Level Open-Drain Output Voltage	V_{OL}	$I_{OL} = 3mA$		0.4		V
Input Capacitance	C_{IN}	Each pin (Note 3)			10	pF

DC Electrical Characteristics (continued)

($V_{DVDD} = V_{AVDD} = 1.7V$ to $1.9V$, $R_L = 100\Omega \pm 1\%$ (differential), $T_A = -40^\circ C$ to $+115^\circ C$, EP connected to GND, typical values are at $V_{DVDD} = V_{AVDD} = 1.8V$, $T_A = +25^\circ C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIFFERENTIAL OUTPUTS (OUT+, OUT-)						
Differential Output Voltage	V_{OD}	Preemphasis off, high drive (Figure 1)	300	400	500	mV
		3.3dB preemphasis, high drive (Figure 2)	350		610	
		3.3dB deemphasis, high drive (Figure 2)	240		425	
Change in V_{OD} Between Complementary Output States	ΔV_{OD}				25	mV
Output Offset Voltage ($V_{OUT+} + V_{OUT-})/2 = V_{OS}$	V_{OS}	Preemphasis off	1.1	1.4	1.56	V
Change in V_{OS} Between Complementary Output States	ΔV_{OS}				25	mV
Output Short-Circuit Current	I_{OS}	V_{OUT+} or $V_{OUT-} = 0V$	-60			mA
		V_{OUT+} or $V_{OUT-} = 1.9V$			25	
Magnitude of Differential Output Short-Circuit Current	I_{OSD}	$V_{OD} = 0V$			25	mA
Output-Termination Resistance (Internal)	R_O	From OUT+ or OUT- to AVDD	45	54	63	Ω
REVERSE CONTROL-CHANNEL RECEIVER OUTPUTS (OUT+, OUT-)						
High-Switching Threshold	V_{CHR}	Legacy			27	mV
		High immunity			40	
Low-Switching Threshold	V_{CLR}	Legacy	-27			mV
		High immunity	-40			
SINGLE-ENDED SERIAL OUTPUTS (OUT+ or OUT-)						
Single-Ended Output Voltage	V_O	Preemphasis off, high drive (Figure 3)	375	500	625	mV
		3.3dB preemphasis, high drive (Figure 2)	435		765	
		3.3dB deemphasis, high drive (Figure 2)	300		535	
Output Short-Circuit Current	I_{OS}	V_{OUT+} or $V_{OUT-} = 0V$	-69			mA
		V_{OUT+} or $V_{OUT-} = 1.9V$			32	
Output-Termination Resistance (Internal)	R_O	From OUT+ or OUT- to AVDD	45	54	63	Ω

DC Electrical Characteristics (continued)

($V_{DVDD} = V_{AVDD} = 1.7V$ to $1.9V$, $R_L = 100\Omega \pm 1\%$ (differential), $T_A = -40^\circ C$ to $+115^\circ C$, EP connected to GND, typical values are at $V_{DVDD} = V_{AVDD} = 1.8V$, $T_A = +25^\circ C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Supply Current, Worst-Case Pattern (Figure 4)	I_{WCS}	$f_{PCLKIN} = 116MHz$, HIBW = 0, BWS = 0, default register values, AVDD + DVDD (1.9V)		66	88	mA
		$f_{PCLKIN} = 116MHz$, HIBW = 1, BWS = 0, default register values, AVDD + DVDD (1.9V)		63	83	
		$f_{PCLKIN} = 87MHz$, BWS = 1, default register values, AVDD + DVDD (1.9V)		62	83	
Sleep-Mode Supply Current	I_{CCS}	Wake-up receiver enabled		40	100	μA
ESD PROTECTION						
OUT+, OUT- (Note 4)	V_{ESD}	Human Body Model, $R_D = 1.5k\Omega$, $C_S = 100pF$		± 8		kV
		IEC 61000-4-2, $R_D = 330\Omega$, $C_S = 150pF$, Contact Discharge		± 8		
		IEC 61000-4-2, $R_D = 330\Omega$, $C_S = 150pF$, Air Discharge		± 15		
		ISO 10605, $R_D = 2k\Omega$, $C_S = 330pF$, Contact Discharge		± 8		
		ISO 10605, $R_D = 2k\Omega$, $C_S = 330pF$, Air Discharge		± 15		
All Other Pins (Note 5)	V_{ESD}	Human Body Model, $R_D = 1.5k\Omega$, $C_S = 100pF$		± 4		kV

AC Electrical Characteristics

($V_{DVDD} = V_{AVDD} = 1.7V$ to $1.9V$, $R_L = 100\Omega \pm 1\%$ (differential), $T_A = -40^\circ C$ to $+115^\circ C$, EP connected to GND, typical values are at $V_{DVDD} = V_{AVDD} = 1.8V$, $T_A = +25^\circ C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PARALLEL CLOCK INPUT (PCLKIN)						
Clock Frequency	f_{PCLKIN}	BWS = 0, HIBW = 0, single input	16.66		58	MHz
		BWS = 0, HIBW = 1, single input	36.66		58	
		BWS = 1, single input	12.5		43.5	
		BWS = 0, HIBW = 0, double input	33.32		116	
		BWS = 0, HIBW = 1, double input	73.33		116	
		BWS = 1, double input	25		87	
Clock Duty Cycle	DC	t_{HIGH}/t_T or t_{LOW}/t_T (Note 3, Figure 5)	35	50	65	%
Clock Transition Time	t_R, t_F	(Note 3, Figure 5)			4	ns
Clock Jitter	t_J	1.74Gbps bit rate, 300kHz sinusoidal jitter (Note 3)			800	ps
I²C PORT TIMING						
I ² C Bit Rate			9.6		1000	kbps
Output Rise Time	t_R	30% to 70%, $C_L = 10pF$ to $100pF$, $1k\Omega$ pullup to DVDD	20		150	ns
Output Fall Time	t_F	70% to 30%, $C_L = 10pF$ to $100pF$, $1k\Omega$ pullup to DVDD	20		150	ns
I²C TIMING (Figure 6)						
SCL Clock Frequency	f_{SCL}	Low f_{SCL} range: (I2CMSTBT = 010, I2CSLVSH = 10)	9.6		100	kHz
		Mid f_{SCL} range: (I2CMSTBT 101, I2CSLVSH = 01)	> 100		400	
		High f_{SCL} range: (I2CMSTBT = 111, I2CSLVSH = 00)	> 400		1000	
START Condition Hold Time	$t_{HD:STA}$	f_{SCL} range, low	4			μs
		f_{SCL} range, mid	0.6			
		f_{SCL} range, high	0.26			
Low Period of SCL Clock	t_{LOW}	f_{SCL} range, low	4.7			μs
		f_{SCL} range, mid	1.3			
		f_{SCL} range, high	0.5			
High Period of SCL Clock	t_{HIGH}	f_{SCL} range, low	4			μs
		f_{SCL} range, mid	0.6			
		f_{SCL} range, high	0.26			
Repeated START Condition Setup Time	$t_{SU:STA}$	f_{SCL} range, low	4.7			μs
		f_{SCL} range, mid	0.6			
		f_{SCL} range, high	0.26			

AC Electrical Characteristics (continued)

($V_{DVDD} = V_{AVDD} = 1.7V$ to $1.9V$, $R_L = 100\Omega \pm 1\%$ (differential), $T_A = -40^\circ C$ to $+115^\circ C$, EP connected to GND, typical values are at $V_{DVDD} = V_{AVDD} = 1.8V$, $T_A = +25^\circ C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data Hold Time	$t_{HD:DAT}$	f _{SCL} range, low	0			ns
		f _{SCL} range, mid	0			
		f _{SCL} range, high	0			
Data Setup Time	$t_{SU:DAT}$	f _{SCL} range, low	250			ns
		f _{SCL} range, mid	100			
		f _{SCL} range, high	50			
Setup Time for STOP Condition	$t_{SU:STO}$	f _{SCL} range, low	4			μs
		f _{SCL} range, mid	0.6			
		f _{SCL} range, high	0.26			
Bus-Free Time	t_{BUF}	f _{SCL} range, low	4.7			μs
		f _{SCL} range, mid	1.3			
		f _{SCL} range, high	0.5			
Data Valid Time	$t_{VD:DAT}$	f _{SCL} range, low			3.45	μs
		f _{SCL} range, mid			0.9	
		f _{SCL} range, high			0.45	
Data Valid-Acknowledge Time	$t_{VD:ACK}$	f _{SCL} range, low			3.45	μs
		f _{SCL} range, mid			0.9	
		f _{SCL} range, high			0.45	
Pulse Width of Spikes Suppressed	t_{SP}	f _{SCL} range, low			50	ns
		f _{SCL} range, mid			50	
		f _{SCL} range, high			50	
Capacitive Load of Each Bus Line	C_B	(Note 3)			100	pF
SWITCHING CHARACTERISTICS (Note 3)						
Differential/Single-Ended Output Rise/Fall Time	t_R, t_F	20% to 80%, V_{OD} , 400mV differential $R_L = 100\Omega$, 500mV single-ended $R_L = 50\Omega$, serial bit rate = 1.74Gbps			250	ps
Total Serial-Output Jitter (Differential Output)	t_{TSOJ1}	1.74Gbps PRBS, measured at $V_{OD} = 0V$ differential, preemphasis disabled (Figure 7)		0.25		UI
Deterministic Serial-Output Jitter (Differential Output)	t_{DSOJ2}	1.74Gbps PRBS, measured at $V_{OD} = 0V$ differential, preemphasis disabled (Figure 7)		0.15		UI
Total Serial-Output Jitter (Single-Ended Output)	t_{TSOJ1}	1.74Gbps PRBS, measured at $V_O/2$, preemphasis disabled (Figure 3)		0.25		UI
Deterministic Serial-Output Jitter (Single-Ended Output)	t_{DSOJ2}	1.74Gbps PRBS, measured at $V_O/2$, preemphasis disabled (Figure 3)		0.15		UI
Parallel Data-Input Setup Time	t_{SET}	(Figure 8)	2			ns

AC Electrical Characteristics (continued)

($V_{DVDD} = V_{AVDD} = 1.7V$ to $1.9V$, $R_L = 100\Omega \pm 1\%$ (differential), $T_A = -40^\circ C$ to $+115^\circ C$, EP connected to GND, typical values are at $V_{DVDD} = V_{AVDD} = 1.8V$, $T_A = +25^\circ C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Parallel Data Input Hold Time	t_{HOLD}	(Figure 8) (Note 3)	1			ns
GPI-to-GPO Delay	t_{GPIO}	Deserializer GPI to serializer GPO (Figure 9)			350	μs
Serializer Delay	t_{SD}	Spread spectrum enabled (Figure 10) (Notes 3, 6)			2065	Bits
		Spread spectrum disabled (Figure 10) (Notes 3, 6)			1095	
Link Start Time	t_{LOCK}	(Figure 11)			2	ms
Power-Up Time	t_{PU}	(Figure 12)			7	ms

Note 1: Limits are 100% production tested at $T_A = +115^\circ C$. Limits over the operating temperature range are guaranteed by design and characterization, unless otherwise noted.

Note 2: I_{IN} min is due to voltage drop across the internal pullup resistor.

Note 3: Not production tested. Guaranteed by design.







Note 4: Specified pin to ground.

Note 5: Specified pin to all supply/ground.

Note 6: Measured in serial link bit times. Bit time = $1/(30 \times f_{PCLKIN})$ for BWS = 0; bit time = $1/(40 \times f_{PCLKIN})$ for BWS = 1.







Typical Operating Characteristics

($V_{AVDD} = V_{DVDD} = 1.8V$, $T_A = +25^\circ C$, unless otherwise noted.)




Typical Operating Characteristics (continued)

($V_{AVDD} = V_{DVDD} = 1.8V$, $T_A = +25^\circ C$, unless otherwise noted.)



Pin Configuration



Pin Description

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
POWER				
3, 13	GND	Analog and Digital Ground		Power
16	AVDD	1.8V Analog Power Supply. Bypass AVDD to GND with 0.1µF, and 0.001µF capacitors as close as possible to the device with the smaller value capacitor closest to AVDD.		Power
22	DVDD	1.8V Digital Power Supply. Bypass DVDD to GND with 0.1µF, and 0.001µF capacitors as close as possible to the device with the smaller value capacitor closest to DVDD.		Power
EP	—	Exposed Pad. EP is internally connected to device ground. Must connect EP to the PCB ground plane through a via array for proper thermal and electrical performance.		Power
HIGH-SPEED DIGITAL				
Single Function				
1	DIN4	Parallel Data Input. Internal pulldown to GND.	DVDD	Digital
2	DIN5	Parallel Data Input. Internal pulldown to GND.	DVDD	Digital
4	DIN6	Parallel Data Input. Internal pulldown to GND.	DVDD	Digital
5	DIN7	Parallel Data Input. Internal pulldown to GND.	DVDD	Digital
6	DIN8	Parallel Data Input. Internal pulldown to GND.	DVDD	Digital
7	DIN9	Parallel Data Input. Internal pulldown to GND.	DVDD	Digital
19	PCLKIN	Parallel Clock Input with Internal Pulldown to GND. Latches parallel data inputs and provides the PLL reference clock.	DVDD	Digital
20	DIN0	Parallel Data Input. Internal pulldown to GND.	DVDD	Digital

Pin Description (continued)

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
21	DIN1	Parallel Data Input. Internal pulldown to GND.	DVDD	Digital
23	DIN2	Parallel Data Input. Internal pulldown to GND.	DVDD	Digital
24	DIN3	Parallel Data Input. Internal pulldown to GND.	DVDD	Digital
Multifunction				
8	DIN10/GPIO1	Parallel Data Input/GPIO. Defaults to parallel data input on power-up. Parallel data input has internal pulldown to GND. GPIO1 has an open-drain input/output with internal 60kΩ pullup to DVDD.	DVDD	Digital
9	DIN11/GPIO2	Parallel Data Input/GPIO. Defaults to parallel data input on power-up. Parallel data input has internal pulldown to GND. GPIO2 has an open-drain input/output with internal 60kΩ pullup to DVDD.	DVDD	Digital
10	DIN12/HS	Parallel Data Input/Horizontal Sync with Internal Pulldown to GND. Defaults to parallel data input on power-up. Defaults to horizontal-sync input when HS/VS encoding is enabled, or when in high-bandwidth mode.	DVDD	Digital
11	DIN13/VS	Parallel Data Input/Vertical Sync with Internal Pulldown to GND. Defaults to parallel data input on power-up. Defaults to vertical-sync input when HS/VS encoding is enabled, or when in high-bandwidth mode.	DVDD	Digital
Configuration and Interface				
12	GPO/HIM	General-Purpose Output/High-Immunity Mode Input with internal Pulldown to GND. HIM is latched at power-up and switches to GPO output automatically after power-up. Connect HIM to DVDD with a 30kΩ resistor to set high, or leave open to set low. HIGHIMM can be programmed to a different value after power-up. HIGHIMM in the deserializer must be set to the same value. GPO output follows the state of the GPI (or INT) input on the GMSL deserializer. GPO is low upon power-up.	DVDD	Digital
14	OUT-	Inverting Coax/Twisted-Pair Serial Output	—	Digital
15	OUT+	Noninverting Coax/Twisted-Pair Serial Output	—	Digital
17	SDA	Serial Data. Input/output with internal 30kΩ pullup to DVDD. SDA is the SDA input/output of the serializer's I ² C master/slave. SDA has an open-drain driver and requires a pullup resistor.	DVDD	Digital
18	SCL	Serial Clock. Input/output with internal 30kΩ pullup to DVDD. SCL is the SCL input/output of the serializer's I ² C master/slave. SCL has an open-drain driver and requires a pullup resistor.	DVDD	Digital

Functional Block Diagram





Figure 1. Serial-Output Parameters




Figure 2. Output Waveforms at OUT+, OUT-




Figure 3. Single-Ended Output Template




Figure 4. Worst-Case Pattern Input




Figure 5. Parallel Clock Input Requirements




Figure 6. I²C Timing Parameters




Figure 7. Differential Output Template




Figure 8. Input Setup and Hold Times




Figure 9. GPI-to-GPO Delay




Figure 10. Serializer Delay




Figure 11. Link Startup Time




Figure 12. Power-Up Delay

Detailed Description

The MAX96707 is a compact device with features especially suited for automotive camera applications. The device operates at a variety of input widths and word rates up to a total serial-data rate up to 1.74Gbps. High-bandwidth mode offers a 116MHz parallel clock rate with 12 bits of video data and 2 bits of sync (HS/VS) data. An embedded 9.6kbps to 1Mbps control channel programs the serializer, deserializer, and any attached I²C peripherals.

To promote safety applications, the device features CRC protection of video and control data. In addition, control-channel retransmission and high-immunity modes reduce the effects of bit errors corrupting communication. Preemphasis and a PRBS tester allow for in-system evaluation and optimization of the link quality.

The MAX96707 operates over the -40°C to +115°C automotive temperature range.

Serial Link Signaling and Data Format

The serializer scrambles the input parallel data and combines this with the forward control data. The data is then encoded for transmission and output as a single-serialized bitstream at several times the input word rate (depending on bus width). The deserializer receives the serial data and recovers the clock signal. The data is then deserialized, decoded, and descrambled into parallel output data and forward control data.

Operating Modes

The GMSL devices are configurable to operate in many modes depending on the application. These modes allow for a more efficient use of serial bandwidth. Most of these settings are set during system design, and are configured through register bits.

Video/Configuration Link

In normal operation, the serializer runs in video link mode (serializer SEREN = 1) with video data and control data sent across the serial link. Set SEREN = 0 in the serializer to turn off serialization. The serializer powers up in video link mode and requires a valid PCLK for operation.

A configuration link is available to set up the serializer, deserializer, and peripherals when PCLK is not available. Set SEREN = 0 and CLINK = 1 in the serializer to enable the configuration link (SEREN = 1 forces the serializer into video link mode). Once PCLK has been established, turn on the video link (SEREN = 1).

By default, video link mode requires a valid PCLK for operation. Set AUTO_CLINK bit = 1 and SEREN = 1 in the serializer to have the device automatically switch between the video link and configuration link whenever PCLK is not present.

Single/Double Mode

Single-/double-mode operation configures the available 1.74Gbps bandwidth into a variety of widths and word rates. Single-mode operation is compatible with all GMSL devices and serializers, yielding one parallel word for each serial word. Double mode serializes two half-width parallel words for each serial word, resulting in a 2x increase in the parallel word rate range (compared to single mode). Set DBL = 0 for single-mode operation and DBL = 1 for double-mode operation.

HS/VS Encoding

By default, GMSL assigns a video bit slot to HSYNC, VSYNC, and DE (if used). With HS/VS encoding, the device instead encodes special packets to sync signals to free up additional video bit slots. HS/VS encoding is on by default when the device is in high-bandwidth mode (HIBW = 1). DE is encoded only when HIBW = 1 and DE_EN = 1. Set HVEN = 1 to turn on HS/VS encoding when HIBW = 0 (DE, if enabled, uses up a video bit). HS/VS encoding requires that HSYNC, VSYNC, and DE (if used) remain high during the active video and low during the blanking period. Use HS/VS inversion when using reverse-polarity sync signals.

Error Detection

The serial link's 8b/10b encoding/decoding and 1-bit parity detect bit errors that occur on the serial link. An optional 6-bit CRC check is available at the expense of 6 video bits (when HIBW = 0). To activate 6-bit CRC mode, set PXL_CRC = 1 in the remote-side device first, then in the local-side device. When using 6-bit CRC mode, the available internal bus width is reduced by 6 bits in single-input mode (DBL = 0) and 3 bits in double-input mode (DBL = 1). Note that the input bus width may already have been reduced due to pin availability of the serializer or deserializer; thus, the reduction of bandwidth from CRC may not be visible (see [Table 3](#)).

An additional 32-bit video line CRC is available by setting LINE_CRC_EN = 1. When enabled, the serializer calculates the 32-bit CRC of the video line and sends this information during the blanking period. The deserializer compares the received CRC with the video line data. The deserializer's LINE_CRC_ERR bit latches when a CRC error is detected. LINE_CRC_ERR clears when read.

Bus Widths

The serial link has multiple bus-width settings that determine the parallel bus width and the resulting parallel word rate. The serial link operates to a maximum serial bit rate of 1.74Gbps. The BWS bit determines if each serial packet is 30 or 40 bits long, which translates to a maximum serial packet rate (and resulting maximum parallel word rate) of 58MHz or 43.5MHz when BWS = 0 or 1 respectively. Encoding translates the 24, 27, or 32 parallel bits into 30- or 40-bit serial packets. One bit is used for parity, while a second is reserved for the control channel. An additional 6 bits are used during optional 6-bit CRC. In addition, double mode splits the remaining word size in half, if used. The remaining bits can be used for video bits (minus any sync bits if H/V encoding is not used)

The following modes list the internal bus widths. The number of available input and output pins may limit the actual bus width available.

- **24-Bit Mode** ([Figure 13](#))

When BWS = 0 and HIBW = 0, the 30-bit serial packet corresponds with three 8b/10b symbols representing 24 bits (24-bit mode). After the parity and control channel, this leaves 16/22 bits of video data if CRC is/ or is not used (single mode), or 8/11 bits of video data if CRC is/ or is not used (double mode).

- **27-Bit High-Bandwidth Mode** ([Figure 14](#))

When BWS = 0 and HIBW = 1 (high-bandwidth mode), the 30-bit serial packet represents three 9b/10b symbols representing 27 bits. After the parity and control channel, this leaves 19/25 bits of video data if CRC is/ or is not used (single mode), or 9/12 bits of video data if CRC is/ or is not used (double mode)

- **32-Bit Mode** ([Figure 15](#))

When BWS = 1, the 40-bit serial packet corresponds with four 8b/10b symbols representing 32 bits (32-bit mode). After parity and control channel, this leaves 24/30 bits of video data if CRC is/ or is not used (single mode), or 12/15 bits of video data if CRC is/ or is not used (double mode).