



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# MAX96708

## 14-Bit GMSL Deserializer with Coax or STP Cable Input

### General Description


The MAX96708 is a compact deserializer especially suited for automotive camera applications. Features include adaptive equalization and an output crosspoint switch. An embedded control channel operates at 9.6kbps to 1Mbps in UART, I<sup>2</sup>C, and mixed UART/I<sup>2</sup>C modes, allowing programming of serializer, deserializer (SerDes), and camera registers, independent of video timing.

The deserializer can track data from a spread-spectrum serial input. The serial input meets ISO 10605 and IEC 61000-4-2 ESD standards. The core supply range is 1.7V to 1.9V and the I/O supply range is 1.7V to 3.6V. The device is available in a 32-pin (5mm x 5mm) TQFN package with 0.5mm lead pitch and operates over -40°C to +115°C temperature range.

### Applications

- Automotive Camera Applications

### Simplified Block Diagram



[Ordering Information](#) appears at end of data sheet.

### Benefits and Features

- Ideal for Safety Camera Applications
  - Works with Low-Cost 50Ω Coax (100Ω STP) Cable
  - Error Detection of Video/Control Data
  - High-Immunity Mode for Robust Control-Channel EMC Tolerance
  - Best-in-Class Supply Current: 185mA (max)
  - Adaptive Equalization for 15m Cable at Full Speed
  - 32-Pin (5mm x 5mm) TQFN Package
  - Horizontal- and Vertical-Sync Encoding and Tracking
- High-Speed Deserialization for Megapixel Cameras
  - Up to 1.74Gbps Serial-Bit Rate
  - 6.25MHz to 87MHz x 12-Bit + H/V Data
  - 36.66MHz to 116MHz x 11-Bit + H/V Data
- Multiple Modes for System Flexibility
  - 9.6kbps to 1Mbps Control Channel in UART, I<sup>2</sup>C (with Clock Stretch), or UART-to-I<sup>2</sup>C Modes
  - 2:1 Input Mux for Camera Selection
  - 15 Hardware-Selectable I<sup>2</sup>C-Device Addresses
  - Pairs with Any Maxim GMSL Serializer
  - Crosspoint Switch Maps Data to any Output
- Reduces EMI and Shielding Requirements
  - Spread-Spectrum Serial-Input Tracking and Transfer to the Parallel Output
  - 1.7V to 1.9V Core and 1.7V to 3.6V I/O Supply
- Peripheral Features for System Verification
  - Built-In PRBS Receiver for BER Testing
  - Dedicated “Up/Down” GPI for Camera Frame Sync Trigger and Other Uses
- Meets AEC-Q100 Automotive Specification
  - -40°C to +115°C Operating Temperature Range
  - ±8kV Contact and ±15kV Air IEC 61000-4-2 and ISO 10605 ESD Protection

---

**TABLE OF CONTENTS**


---

General Description . . . . .	1
Applications . . . . .	1
Benefits and Features . . . . .	1
Simplified Block Diagram . . . . .	1
Absolute Maximum Ratings . . . . .	7
Package Thermal Characteristics . . . . .	7
32-Pin TQFN-EP . . . . .	7
DC Electrical Characteristics . . . . .	8
AC Electrical Characteristics . . . . .	13
Typical Operating Characteristics . . . . .	16
Pin Configuration . . . . .	17
Pin Description . . . . .	18
Functional Diagrams . . . . .	20
Detailed Description . . . . .	26
Serial Link Signaling and Data Format . . . . .	26
Operating Modes . . . . .	26
Video/Configuration Link . . . . .	26
Single and Double Modes of Operation . . . . .	26
HS/VS Encoding . . . . .	26
Error Detection . . . . .	26
Bus Widths . . . . .	27
Forward Control Channel . . . . .	29
Reverse Control Channel . . . . .	29
UART Interface . . . . .	29
I <sup>2</sup> C Interface . . . . .	29
Remote-End Operation . . . . .	29
Clock-Stretch Timing . . . . .	29
GPO/GPI Control . . . . .	29
Adaptive Line Equalizer . . . . .	30
Spread-Spectrum Tracking . . . . .	30
Cable-Type Configuration and Input MUX . . . . .	30
Crosspoint Switch . . . . .	30
Shutdown/Sleep Modes . . . . .	31
Configuration Link . . . . .	31
Serialization Disable . . . . .	31
Sleep Mode . . . . .	31
Power-Down Mode . . . . .	31
Link-Startup Procedure . . . . .	31

**TABLE OF CONTENTS (CONTINUED)**

Register Map	33
seraddr (0x00)	35
desaddr (0x01)	35
invpinh (0x02)	35
invpinl (0x03)	36
main config (0x04)	36
eqtune (0x05)	37
hvsrc (0x06)	38
config (0x07)	39
flt_en (0x08)	40
i2src (0x09, 0x0B)	40
i2dst (0x0A, 0x0C)	41
i2config (0x0D)	41
det_thr (0x0E)	42
filt_track (0x0F)	42
rsvd_10 (0x10)	43
rsvd_11	43
underbst (0x12)	43
rsvd_13 (0x13)	44
aeq (0x14)	44
det_err (0x15)	44
prbs_err (0x16)	45
lf (0x17)	45
rsvd_18 (0x18)	46
rsvd_19 (0x19)	46
rsvd_1a (0x1A)	46
i2tsel (0x1B)	46
rsvd_1c (0x1C)	47
aeq_bst (0x1D)	47
id (0x1E)	47
revision (0x1F)	48
rsvd (0x20 to 0x23)	48
crossbar (0x65 to 0x6B)	48
rsvd_96 (0x96)	49
rev_fast (0x97)	49
rsvd_98 (0x98)	49
rsvd_99 (0x99)	50
rsvd_9a (0x9A)	50

**TABLE OF CONTENTS (CONTINUED)**

rsvd_9b (0x9B) . . . . .	51
rsvd_9c (0x9C) . . . . .	51
rsvd_9d (0x9D) . . . . .	51
rsvd_9f (0x9F) . . . . .	52
rsvd_a0 (0xA0) . . . . .	52
rsvd_9e (0x9E) . . . . .	52
rsvd_a1(0xA1) . . . . .	53
rsvd_a2 (0xA2) . . . . .	53
rsvd_a3 (0xA3) . . . . .	53
rsvd_a4 (0xA4) . . . . .	53
rsvd_a5 (0xA5) . . . . .	54
rsvd_a6 (0xA6) . . . . .	54
rsvd_c9 (0xC9) . . . . .	54
rsvd_ca (0xCA) . . . . .	55
rsvd_cb (0xCB) . . . . .	55
rsvd_cc (0xCC) . . . . .	55
rsvd_cd (0xCD) . . . . .	56
rsvd_fd (0xFD) . . . . .	56
rsvd_fe (0xFE) . . . . .	56
rsvd_ff (0xFF) . . . . .	56
Applications Information . . . . .	57
Parallel Interface . . . . .	57
Bus Data Width . . . . .	57
Bus Data Rates . . . . .	57
Crossbar Switch . . . . .	57
Crossbar Switch Programming . . . . .	57
Recommended Crossbar Switch Programming Procedure . . . . .	57
Control-Channel Interfaces . . . . .	60
I <sup>2</sup> C . . . . .	60
I <sup>2</sup> C Bit Rate . . . . .	60
Software Programming of the Device Addresses . . . . .	60
I <sup>2</sup> C Address Translation . . . . .	60
Configuration Blocking . . . . .	60
Cascaded/Parallel Devices . . . . .	60
Dual $\mu$ C Control . . . . .	60
UART . . . . .	61
Base Mode . . . . .	61
UART Timing . . . . .	61

**TABLE OF CONTENTS (CONTINUED)**

UART-to-I <sup>2</sup> C Conversion . . . . .	62
UART Bypass Mode . . . . .	63
Device Address . . . . .	63
Cable Equalizer . . . . .	63
ERRB Output . . . . .	63
Auto-Error Reset . . . . .	63
Board Layout . . . . .	64
Power-Supply Circuits and Bypassing . . . . .	64
High-Frequency Signals . . . . .	64
ESD Protection . . . . .	64
Compatibility with Other GMSL Devices . . . . .	65
Device Configuration and Component Selection . . . . .	65
Internal Input Pulldowns . . . . .	65
Multifunction Inputs . . . . .	65
I <sup>2</sup> C/UART Pullup Resistors . . . . .	65
AC-Coupling Capacitors . . . . .	65
Cables and Connectors . . . . .	65
PRBS . . . . .	66
GPI/GPO . . . . .	66
Fast Detection of Loss-of-Lock . . . . .	66
Providing a Frame Sync (Camera Applications) . . . . .	66
Entering/Exiting Sleep Mode . . . . .	66
Typical Application Circuit . . . . .	67
Ordering Information . . . . .	67
Revision History . . . . .	68

**LIST OF FIGURES**

Figure 1. Reverse Control-Channel Output Parameters . . . . .	21
Figure 2. Test Circuit for Differential Input Measurement . . . . .	22
Figure 4. Line Fault . . . . .	22
Figure 3. Test Circuit for Single-Ended Input Measurement . . . . .	22
Figure 5. Worst-Case Pattern Output . . . . .	23
Figure 6. I <sup>2</sup> C Timing Parameters . . . . .	23
Figure 7. Output Rise-and-Fall Times . . . . .	23
Figure 8. Deserializer Delay . . . . .	24
Figure 9. GPI-to-GPO Delay . . . . .	24

---

**LIST OF FIGURES (CONTINUED)**

---

Figure 10. Lock Time . . . . .	24
Figure 11. Power-Up Delay . . . . .	24
Figure 12. Active Output to High-Impedance Time, High Impedance to Active-Output Time Test Circuit . . . . .	25
Figure 13. Active Output to High-Impedance Time, High Impedance to Active-Output Time . . . . .	25
Figure 14. 24-Bit Mode Serial-Data Format. . . . .	27
Figure 15. 32-Bit Mode Serial-Data Format. . . . .	28
Figure 16. Coax Connection . . . . .	30
Figure 17. Crosspoint-Switch Dataflow . . . . .	30
Figure 18. State Diagram . . . . .	32
Figure 19. GMSL-UART Data Format for Base Mode . . . . .	61
Figure 20. GMSL-UART Protocol for Base Mode . . . . .	61
Figure 21. SYNC Byte (0x79). . . . .	61
Figure 22. ACK Byte (0xC3). . . . .	61
Figure 23. Format Conversion Between GMSL UART and I <sup>2</sup> C with Register Address (I2CMETHOD = 0). . . . .	62
Figure 24. Format Conversion Between GMSL UART and I <sup>2</sup> C with Register Address (I2CMETHOD = 1). . . . .	62
Figure 25. Human Body Model ESD Test Circuit. . . . .	64
Figure 26. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . .	64
Figure 27. ISO 10605 Contact Discharge ESD Test Circuit . . . . .	64

---

**LIST OF TABLES**

---

Table 1. Reverse Control-Channel Modes. . . . .	29
Table 2. Link-Startup Procedure . . . . .	31
Table 3. Output-Data Width Selection . . . . .	57
Table 4. Data-Rate Selection Table . . . . .	57
Table 5. Output Map (DBL = 0 or DBL = 1, First Word) . . . . .	58
Table 6. Output Map (DBL = 1, Second Word) . . . . .	59
Table 7. Legend . . . . .	59
Table 8. Default-Device Address . . . . .	63
Table 9. Cable-Equalizer Boost Levels . . . . .	63
Table 10. Feature Compatibility . . . . .	65
Table 11. Suggested Connectors and Cables for GMSL . . . . .	66

### Absolute Maximum Ratings

AVDD to EP* .....	-0.5V to +1.9V	Operating Temperature Range .....	-40°C to +115°C
DVDD to EP* .....	-0.5V to +1.9V	Junction Temperature .....	+125°C
IOVDD to EP* .....	-0.5V to +3.9V	Storage Temperature Range .....	-40°C to +150°C
LMN_ to EP* (15mA current limit) .....	-0.5V to +3.9V	Soldering Temperature (reflow) .....	+260°C
IN_+, IN_- to EP* .....	-0.5V to +1.9V	Continuous Power Dissipation $T_A = +70^\circ\text{C}$ , 32-pin TQFN (derate 34.5 mW/°C above +70°C.) .....	2758.6mW
All Other Pins to EP* .....	-0.5V to (IOVDD + 0.5V)V	<i>*EP connected to IC ground.</i>	
IN_+, IN_- Short Circuit to Ground or Supply .....	Continuous		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Package Thermal Characteristics

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

#### 32-Pin TQFN-EP

<b>PACKAGE CODE</b>	<b>T3255+8</b>
Outline Number	<a href="#">21-0140</a>
Land Pattern Number	<a href="#">90-0013</a>
<b>Thermal Resistance, Single Layer Board:</b>	
Junction-to-Ambient ( $\theta_{JA}$ )	47
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	1.7
<b>Thermal Resistance, Four Layer Board:</b>	
Junction-to-Ambient ( $\theta_{JA}$ )	29
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	1.7

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).



**DC Electrical Characteristics**

( $V_{DVDD} = V_{AVDD} = 1.7$  to  $1.9V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential), EP connected to PCB ground,  $T_A = -40^\circ C$  to  $+115^\circ C$ , Typical values are at,  $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SINGLE-ENDED INPUTS (GPI, CXTP, I2CSEL, ADD_, HIM, PWDNB, MS)</b>						
High-Level Input Voltage	$V_{IH1}$		0.65 x $V_{IOVDD}$			V
Low-Level Input Voltage	$V_{IL1}$		0.35 x $V_{IOVDD}$			V
Input Current	$I_{IN1}$	$V_{IN} = 0$ to $V_{IOVDD}$	-20		20	$\mu A$
<b>SINGLE-ENDED OUTPUTS (DOUT_, VS, HS, DE, PCLKOUT)</b>						
High-Level Output Voltage	$V_{OH1}$	$I_{OH} = -2mA$ , DCS = 0	$V_{IOVDD} - 0.3$			V
		$I_{OH} = -2mA$ , DCS = 1	$V_{IOVDD} - 0.2$			
Low-Level Output Voltage	$V_{OL1}$	$I_{OL} = 2mA$ , DCS = 0	0.3			V
		$I_{OL} = 2mA$ , DCS = 1	0.2			
High-Impedance Output Current	$I_{OZ}$	OUTENB = 1, $V_{OUT} = 0V$ or $V_{IOVDD}$	-20		20	$\mu A$
Output Short-Circuit Current	$I_{OS}$	DOUT_, $V_O = 0V$ , DCS = 0, $V_{IOVDD} = 3.0V$ to $3.6V$	15	25	39	mA
		DOUT_, $V_O = 0V$ , DCS = 0, $V_{IOVDD} = 1.7V$ to $1.9V$	3	7	13	
		DOUT_, $V_O = 0V$ , DCS = 1, $V_{IOVDD} = 3.0V$ to $3.6V$	20	35	63	
		DOUT_, $V_O = 0V$ , DCS = 1, $V_{IOVDD} = 1.7V$ to $1.9V$	5	10	21	
		PCLKOUT_, $V_O = 0V$ , DCS = 0, $V_{IOVDD} = 3.0V$ to $3.6V$	15	33	50	
		PCLKOUT_, $V_O = 0V$ , DCS = 0, $V_{IOVDD} = 1.7V$ to $1.9V$	5	10	17	
		PCLKOUT_, $V_O = 0V$ , DCS = 1, $V_{IOVDD} = 3.0V$ to $3.6V$	30	54	97	
		PCLKOUT_, $V_O = 0V$ , DCS = 1, $V_{IOVDD} = 1.7V$ to $1.9V$	9	16	32	

**DC Electrical Characteristics (continued)**

( $V_{DVDD} = V_{AVDD} = 1.7$  to  $1.9V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential), EP connected to PCB ground,  $T_A = -40^\circ C$  to  $+115^\circ C$ , Typical values are at,  $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>UART/I<sup>2</sup>C and GENERAL-PURPOSE I/Os (RX/SDA, TX/SCL, GPIO_, ERRB, LOCK, LFLTb) with OPEN-DRAIN OUTPUTS</b>						
High-Level Input Voltage	$V_{IH2}$		0.7 x $V_{IOVDD}$			V
Low-Level Input Voltage	$V_{IL2}$			0.3 x $V_{IOVDD}$		V
Input Current	$I_{IN2}$	$V_{IN} = 0$ to $V_{IOVDD}$ (Note 2), RX/SDA, TX/SCL	-110		5	$\mu A$
	$I_{IN}$	$V_{IN} = 0$ to $V_{IOVDD}$ (Note 2), GPIO_, ERRB, LOCK	-80		5	
Low-Level Open-Drain Output Voltage	$V_{OL}$	$I_{OL} = 3mA$ , $V_{IOVDD} = 1.7V$ to $1.9V$			0.4	V
		$I_{OL} = 3mA$ , $V_{IOVDD} = 3.0V$ to $3.6V$			0.3	
Input Capacitance	$C_{IN}$	Each pin (Note 3)			10	pF
<b>OUTPUTS FOR REVERSE CONTROL CHANNEL (IN0+, IN0-, IN1+, IN1-)</b>						
Differential High-Output Peak Voltage ( $V_{IN+} - V_{IN-}$ )	$V_{RODH}$	Forward channel disabled, normal-immunity mode (Figure 1)	30		60	mV
		Forward channel disabled, high-immunity mode (Figure 1)	50		100	
Differential Low-Output Peak Voltage ( $V_{IN+} - V_{IN-}$ )	$V_{RODL}$	Forward channel disabled, normal-immunity mode (Figure 1)	-60		-30	mV
		Forward channel disabled, high-immunity mode (Figure 1)	-100		-50	
Single-Ended High-Output Peak Voltage	$V_{ROSH}$	Forward channel disabled, normal-immunity mode (Figure 1)	30		60	mV
		Forward channel disabled, high-immunity mode (Figure 1)	50		100	
Single-Ended Low-Output Peak Voltage	$V_{ROSL}$	Forward channel disabled, normal-immunity mode (Figure 1)	-60		-30	mV
		Forward channel disabled, high-immunity mode (Figure 1)	-100		-50	

## DC Electrical Characteristics (continued)

( $V_{DVDD} = V_{AVDD} = 1.7$  to  $1.9V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential), EP connected to PCB ground,  $T_A = -40^\circ C$  to  $+115^\circ C$ , Typical values are at,  $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DIFFERENTIAL INPUTS (IN0+, IN0-, IN1+, IN1-)</b>						
Differential High-Input Threshold Peak Voltage ( $V_{IN+} - V_{IN-}$ )	$V_{IDH(P)}$	Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 2)			60	mV
		Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 2)			49	
Differential Low-Input Threshold Peak Voltage ( $V_{IN+} - V_{IN-}$ )	$V_{IDL(P)}$	Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 2)	-60			mV
		Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 2)	-49			
Input Common-Mode Voltage ( $(V_{IN+} + V_{IN-})/2$ )	$V_{CMR}$		1	1.3	1.6	V
Differential-Input Resistance (Internal)	$R_I$		80	100	130	$\Omega$
<b>SINGLE-ENDED INPUTS (IN0+, IN0-, IN1+, IN1-)</b>						
Single-Ended High-Input Threshold Peak Voltage	$V_{ISH(P)}$	Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 3)			43	mV
		Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 3)			33	
Single-Ended Low-Input Threshold Peak Voltage	$V_{ISL(P)}$	Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 3)	-43			mV
		Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 3)	-33			
Input Resistance (Internal)	$R_I$		40	50	65	$\Omega$
<b>LINE FAULT DETECTION INPUTS (LMN0, LMN1)</b>						
Short-to-Ground Threshold	$V_{TG}$	(Figure 4)			0.3	V
Normal Threshold	$V_{TN}$	(Figure 4)	0.57		1.07	V
Open Threshold	$V_{TO}$	(Figure 4)	1.45		$V_{IO} + 0.06$	V
Open-Input Voltage	$V_{IO}$	(Figure 4)	1.47		1.75	V
Short-to-Battery Threshold	$V_{TE}$	(Figure 4)	2.47			V

**DC Electrical Characteristics (continued)**

( $V_{DVDD} = V_{AVDD} = 1.7$  to  $1.9V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential), EP connected to PCB ground,  $T_A = -40^\circ C$  to  $+115^\circ C$ , Typical values are at,  $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER SUPPLY</b>						
Worst-Case Supply Current (Figure 5)	$I_{WCS}$	$f_{PCLKOUT} = 116MHz$ , BWS = 0, double output, AVDD + DVDD (1.9V)		95	115	
		$f_{PCLKOUT} = 116MHz$ , BWS = 0, double output, IOVDD (1.9V), $C_L = 5pF$ (DCS = 0) (Note 3)		22	25	
		$f_{PCLKOUT} = 116MHz$ , BWS = 0, double output, IOVDD (1.9V), $C_L = 10pF$ (DCS = 1) (Note 3)		31	35	
		$f_{PCLKOUT} = 116MHz$ , BWS = 0, double output, IOVDD (3.6V), $C_L = 5pF$ (DCS = 0) (Note 3)		44	49	
		$f_{PCLKOUT} = 116MHz$ , BWS = 0, double output, IOVDD (3.6V), $C_L = 10pF$ (DCS = 1) (Note 3)		63	70	
		$f_{PCLKOUT} = 87MHz$ , BWS = 1, double output, IOVDD (1.9V), AVDD + DVDD (1.9V)		95	115	
		$f_{PCLKOUT} = 87MHz$ , BWS = 1, double output, IOVDD (1.9V), $C_L = 5pF$ (DCS = 0) (Note 3)		17	19	
		$f_{PCLKOUT} = 87MHz$ , BWS = 1, double output, IOVDD (1.9V), $C_L = 10pF$ (DCS = 1) (Note 3)		24	27	
		$f_{PCLKOUT} = 87MHz$ , BWS = 1, double output, IOVDD (3.6V), $C_L = 5pF$ (DCS = 0) (Note 3)		33	36	
		$f_{PCLKOUT} = 87MHz$ , BWS = 1, double output, IOVDD (3.6V), $C_L = 10pF$ (DCS = 1) (Note 3)		44	49	
		$f_{PCLKOUT} = 58MHz$ , BWS = 0, single output, AVDD + DVDD (1.9V)		70	84	
		$f_{PCLKOUT} = 58MHz$ , BWS = 0, single output, IOVDD (1.9V), $C_L = 5pF$ (DCS = 0) (Note 3)		11	13	
		$f_{PCLKOUT} = 58MHz$ , BWS = 0, single output, IOVDD (3.6V), $C_L = 10pF$ (DCS = 1) (Note 3)		15	18	

## DC Electrical Characteristics (continued)

( $V_{DVDD} = V_{AVDD} = 1.7$  to  $1.9V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential), EP connected to PCB ground,  $T_A = -40^\circ C$  to  $+115^\circ C$ , Typical values are at,  $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER SUPPLY (continued)</b>						
Worst-Case Supply Current (Figure 5) (continued)	$I_{WCS}$	$f_{PCLKOUT} = 58MHz$ , BWS = 0, single output, IOVDD (3.6V), $C_L = 5pF$ (DCS = 0) (Note 3)		22	25	mA
		$f_{PCLKOUT} = 58MHz$ , BWS = 0, single output, IOVDD (3.6V), $C_L = 10pF$ (DCS = 1) (Note 3)		30	34	
		$f_{PCLKOUT} = 43.5MHz$ , BWS = 1, single output, AVDD + DVDD (1.9V)		70	84	
		$f_{PCLKOUT} = 43.5MHz$ , BWS = 1, single output, IOVDD (1.9V), $C_L = 5pF$ (DCS = 0) (Note 3)		8	10	
		$f_{PCLKOUT} = 43.5MHz$ , BWS = 1, single output, IOVDD (1.9V), $C_L = 10pF$ (DCS = 1) (Note 3)		12	14	
		$f_{PCLKOUT} = 43.5MHz$ , BWS = 1, single output, IOVDD (3.6V), $C_L = 5pF$ (DCS = 0) (Note 3)		16	18	
		$f_{PCLKOUT} = 43.5MHz$ , BWS = 1, single output, IOVDD (3.6V), $C_L = 10pF$ (DCS = 1) (Note 3)		22	25	
Sleep-Mode Supply Current	$I_{CCS}$	Wake-up receivers enabled		54	160	$\mu A$
		Wake-up receivers disabled		15	100	
Power-Down Supply Current	$I_{CCZ}$	PWDNB = low		15	100	$\mu A$
<b>ESD PROTECTION</b>						
IN+, IN- (Note 4)	$V_{ESD}$	Human Body Model, $R_D = 1.5k\Omega$ , $C_S = 100pF$		$\pm 8$		kV
		IEC 61000-4-2, $R_D = 330\Omega$ , $C_S = 150pF$ , Contact discharge		$\pm 10$		
		IEC 61000-4-2, $R_D = 330\Omega$ , $C_S = 150pF$ , Air discharge		$\pm 15$		
		ISO 10605, $R_D = 2k\Omega$ , $C_S = 330pF$ , Contact discharge		$\pm 10$		
		ISO 10605, $R_D = 2k\Omega$ , $C_S = 330pF$ , Air discharge		$\pm 30$		
All Other Pins (Note 5)	$V_{ESD}$	Human Body Model, $R_D = 1.5k\Omega$ , $C_S = 100pF$		$\pm 4$		kV
		Machine Model		250		V

**AC Electrical Characteristics**

(V<sub>DVDD</sub> = V<sub>AVDD</sub> = 1.7 to 1.9V, V<sub>IOVDD</sub> = 1.7V to 3.6V, R<sub>L</sub> = 100Ω ±1% (differential), EP connected to PCB ground, T<sub>A</sub> = -40°C to +115°C, Typical values are at, V<sub>DVDD</sub> = V<sub>AVDD</sub> = V<sub>IOVDD</sub> = 1.8V, T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>PARALLEL CLOCK OUTPUT (PCLKOUT)</b>						
Clock Frequency	f <sub>PCLKOUT</sub>	BWS = 1, DRS = 1, single output	6.25		12.5	MHz
		BWS = 0, DRS = 1, single output	8.33		16.66	
		BWS = 1, DRS = 0, single output	12.5		43.5	
		BWS = 0, DRS = 0, single output	16.66		58	
		BWS = 1, DRS = 0, double output	25		87	
		BWS = 0, DRS = 0, double output	33.33		116	
Data Valid Before Clock	t <sub>DVB</sub>	PCLKOUT and DOUT <sub>+</sub> , DCS = 1, C <sub>L</sub> = 10pF or DCS = 0, C <sub>L</sub> = 5pF, nonstaggered DOUT <sub>+</sub>	0.4T	0.5T		ns
		PCLKOUT and DOUT <sub>+</sub> , DCS = 1, C <sub>L</sub> = 10pF or DCS = 0, C <sub>L</sub> = 5pF, staggered DOUT <sub>+</sub>	0.35T	0.4T		
Data Valid After Clock	t <sub>DVA</sub>	PCLKOUT and DOUT <sub>+</sub> , DCS = 1, C <sub>L</sub> = 10pF or DCS = 0, C <sub>L</sub> = 5pF, nonstaggered DOUT <sub>+</sub>	0.35T	0.4T		ns
		PCLKOUT and DOUT <sub>+</sub> , DCS = 1, C <sub>L</sub> = 10pF or DCS = 0, C <sub>L</sub> = 5pF, staggered DOUT <sub>+</sub>	0.3T	0.35T		
Clock Jitter	t <sub>J</sub>	RMS period jitter, spread off, 1.74Gbps PRBS pattern, UI = 1/f <sub>PCLKOUT</sub> , DBL = 1, double output)		0.05		UI
		Period jitter; peak-to-peak, spread off, 1.74Gbps, PRBS pattern, UI = 1/f <sub>PCLKOUT</sub> , DBL = 0, single output)		0.01		
<b>I<sup>2</sup>C/UART PORT TIMING</b>						
I <sup>2</sup> C/UART Bit Rate			9.6		1000	kbps
Output Rise Time	t <sub>R</sub>	30% to 70%, C <sub>L</sub> = 10pF to 100pF, 1kΩ pullup to IOVDD	20		150	ns
Output Fall Time	t <sub>F</sub>	70% to 30%, C <sub>L</sub> = 10pF to 100pF, 1kΩ pullup to IOVDD	20		150	ns
<b>I<sup>2</sup>C TIMING (Figure 6)</b>						
SCL Clock Frequency	f <sub>SCL</sub>	Low f <sub>SCL</sub> range: (I2CMSTBT = 010, I2CSLVSH = 10)	9.6		100	kHz
		Mid f <sub>SCL</sub> range: (I2CMSTBT 101, I2CSLVSH = 01)	>100		400	
		High f <sub>SCL</sub> range: (I2CMSTBT = 111, I2CSLVSH = 00)	>400		1000	

## AC Electrical Characteristics (continued)

( $V_{DVDD} = V_{AVDD} = 1.7$  to  $1.9V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential), EP connected to PCB ground,  $T_A = -40^\circ C$  to  $+115^\circ C$ , Typical values are at,  $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
START Condition Hold Time	$t_{HD:STA}$	fSCL range, Low	4			$\mu s$
		fSCL range, Mid	0.6			
		fSCL range, High	0.26			
Low Period of SCL Clock	$t_{LOW}$	fSCL range, Low	4.7			$\mu s$
		fSCL range, Mid	1.3			
		fSCL range, High	0.5			
High Period of SCL Clock	$t_{HIGH}$	fSCL range, Low	4			$\mu s$
		fSCL range, Mid	0.6			
		fSCL range, High	0.26			
Repeated START Condition Setup Time	$t_{SU:STA}$	fSCL range, Low	4.7			$\mu s$
		fSCL range, Mid	0.6			
		fSCL range, High	0.26			
Data Hold Time	$t_{HD:DAT}$	fSCL range, Low	0			ns
		fSCL range, Mid	0			
		fSCL range, High	0			
Data Setup Time	$t_{SU:DAT}$	fSCL range, Low	250			ns
		fSCL range, Mid	100			
		fSCL range, High	50			
Setup Time for STOP Condition	$t_{SU:STO}$	fSCL range, Low	4			$\mu s$
		fSCL range, Mid	0.6			
		fSCL range, High	0.26			
Bus Free Time	$t_{BUF}$	fSCL range, Low	4.7			$\mu s$
		fSCL range, Mid	1.3			
		fSCL range, High	0.5			
Data Valid Time	$t_{VD:DAT}$	fSCL range, Low			3.45	$\mu s$
		fSCL range, Mid			0.9	
		fSCL range, High			0.45	
Data Valid Acknowledge Time	$t_{VD:ACK}$	fSCL range, Low			3.45	$\mu s$
		fSCL range, Mid			0.9	
		fSCL range, High			0.45	
Pulse Width of Spikes Suppressed	$t_{SP}$	fSCL range, Low			50	ns
		fSCL range, Mid			50	
		fSCL range, High			50	
Capacitive load each bus line	$C_B$				100	pF

**AC Electrical Characteristics (continued)**

( $V_{DVDD} = V_{AVDD} = 1.7$  to  $1.9V$ ,  $V_{IOVDD} = 1.7V$  to  $3.6V$ ,  $R_L = 100\Omega \pm 1\%$  (differential), EP connected to PCB ground,  $T_A = -40^\circ C$  to  $+115^\circ C$ , Typical values are at,  $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SWITCHING CHARACTERISTICS (Note 3)</b>						
PCLKOUT Rise-and-Fall Time (Figure 7)	$t_R, t_F$	20% to 80%, $V_{IOVDD} = 1.7V$ to $1.9V$ , DCS = 1, $C_L = 10pF$	0.4		2.2	ns
		20% to 80%, $V_{IOVDD} = 1.7V$ to $1.9V$ , DCS = 0, $C_L = 5pF$	0.5		2.8	
		20% to 80%, $V_{IOVDD} = 3.0V$ to $3.6V$ , DCS = 1, $C_L = 10pF$	0.25		1.8	
		20% to 80%, $V_{IOVDD} = 3.0V$ to $3.6V$ , DCS = 0, $C_L = 5pF$	0.3		2	
Parallel Data Rise-and-Fall Time (Figure 7)	$t_R, t_F$	20% to 80%, $V_{IOVDD} = 1.7V$ to $1.9V$ , DCS = 1, $C_L = 10pF$	0.5		3.1	ns
		20% to 80%, $V_{IOVDD} = 1.7V$ to $1.9V$ , DCS = 0, $C_L = 5pF$	0.6		3.8	
		20% to 80%, $V_{IOVDD} = 3.0V$ to $3.6V$ , DCS = 1, $C_L = 10pF$	0.3		2.2	
		20% to 80%, $V_{IOVDD} = 3.0V$ to $3.6V$ , DCS = 0, $C_L = 5pF$	0.4		2.4	
Deserializer Delay	$t_{SD}$	(Figure 8) (Note 6)			2160	Bits
Reverse Control-Channel Output Rise Time	$t_R$	No forward-channel data transmission	180		400	ns
Reverse Control-Channel Output Fall Time	$t_F$	No forward-channel data transmission	180		400	ns
GPI-to-GPO Delay	$t_{GPIO}$	Deserializer GPI to serializer GPO (Figure 9)			350	$\mu s$
Lock Time (Note 3)	$t_{LOCK}$	(Figure 10) AEQ on			1.6	ms
		(Figure 10) AEQ off			1	
Power-Up Time	$t_{PU}$	(Figure 11)			6.5	ms
Active Output to High-Imped- ance Time	$t_{OAZ}$	(Figure 12, Figure 13) CC write OUTENB = 1			250	ns
Active High-Impedance to Output Time	$t_{OZA}$	(Figure 12, Figure 13) CC write OUTENB = 0			250	ns

**Note 1:** Limits are 100% production tested at  $T_A = +115^\circ C$ . Limits over the operating temperature range are guaranteed by design and characterization, unless otherwise noted.

**Note 2:**  $I_{IN}$  min is due to voltage drop across the internal pullup resistor.

**Note 3:** Not production tested. Guaranteed by design.

**Note 4:** Specified pin to ground.





**Note 5:** Specified pin to all supply/ground.

**Note 6:** Measured in serial link bit times. Bit time =  $1/(30 \times f_{PCLKOUT})$  for BWS = GND. Bit time =  $1/(40 \times f_{PCLKOUT})$  for BWS = 1.




Typical Operating Characteristics

( $V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



Pin Configuration



## Pin Description

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
<b>POWER</b>				
5	AVDD	1.8V Analog Power Supply. Bypass AVDD to EP with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors placed as close as possible to the device, with the smaller-value capacitor closest to AVDD.		Power
13	DVDD	1.8V Digital Power Supply. Bypass DVDD to EP with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors placed as close as possible to the device, with the smaller-value capacitor closest to DVDD.		Power
22	IOVDD	I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors placed as close as possible to the device, with the smaller-value capacitor closest to IOVDD.		Power
EP	—	Exposed Pad. EP is internally connected to device ground. Must connect EP to the PCB ground plane through a via array for proper thermal and electrical performance.		Power
<b>HIGH-SPEED DIGITAL</b>				
<b>High-Speed Digital / Multifunction</b>				
14	DOUT13/VS	Parallel-Data/Vertical-Sync Output. Defaults to parallel-data output on power-up. Vertical-sync output when HS/VS encoding is enabled.	IOVDD	Digital
15	DOUT12/HS	Parallel-Data/Horizontal-Sync Output. Defaults to parallel-data output on power-up. Horizontal-sync output when HS/VS encoding is enabled.	IOVDD	Digital
16	DOUT11/ CXTP/DE	Parallel-Data Output/Cable-Type Input/Data-Enable Output with internal pulldown to EP. CX/TP is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel/data-enable output after power-up. Connect CXTP to IOVDD with a 30k $\Omega$ resistor to set high (coax mode), or leave open to set low (twisted-pair mode).	IOVDD	Digital
17	DOUT10/ I2CSEL	Parallel-Data Output/I <sup>2</sup> C-Select Input with Internal Pulldown to EP. I2CSEL is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect I2CSEL to IOVDD with a 30k $\Omega$ resistor to set high (I <sup>2</sup> C interface), or leave open to set low (UART interface).	IOVDD	Digital
18	DOUT9/ ADD3	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD3 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD3 to IOVDD with a 30k $\Omega$ resistor to set high, or leave open to set low.	IOVDD	Digital
19	DOUT8/ ADD2	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD2 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD2 to IOVDD with a 30k $\Omega$ resistor to set high, or leave open to set low.	IOVDD	Digital


## Pin Description (continued)

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
20	DOUT7/ ADD1	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD1 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD1 to IOVDD with a 30kΩ resistor to set high, or leave open to set low.	IOVDD	Digital
23	DOUT6/ ADD0	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD0 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD0 to IOVDD with a 30kΩ resistor to set high, or leave open to set low.	IOVDD	Digital
24	DOUT5/HIM	Parallel-Data Output/High-Immunity Mode Input with Internal Pulldown to EP. HIM input latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect HIM to IOVDD with a 30kΩ resistor to set high, or leave open to set low. HIGHIMM in the serializer must be set to the same value.	IOVDD	Digital
<b>High-Speed Digital / Single Function</b>				
21	PCLKOUT	Parallel-Clock Output. Provides timing signal to latch parallel-data outputs to the input of another device.	IOVDD	Digital
25	DOUT4	Parallel-Data Output	IOVDD	Digital
26	DOUT3	Parallel-Data Output	IOVDD	Digital
29	DOUT2	Parallel-Data Output	IOVDD	Digital
30	DOUT1	Parallel-Data Output	IOVDD	Digital
31	DOUT0	Parallel-Data Output	IOVDD	Digital
<b>LINE FAULT</b>				
2	LMN1	Line-Fault Monitor Input 1 (see <a href="#">Figure 4</a> )		Analog
8	LMN0	Line-Fault Monitor Input 0 (see <a href="#">Figure 4</a> )		Analog
28	LFLT B	Line-Fault Output. LFLT B is active low, and has a 60kΩ internal pullup to IOVDD. LFLT B low indicates a line-fault condition at LMN0, or LMN1. LFLT B is output high when PWDNB is low.	IOVDD	Digital
<b>OTHER PINS</b>				
1	GPI	General-Purpose Input with Internal Pulldown to EP. Serializer GPO (or INT) output follows the state of the GPI.	IOVDD	Digital
3	IN1+	Noninverting CML Serial-Data Input 1. Coax input when CXTP is high.		
4	IN1-	Inverting CML Serial-Data Input 1		
6	IN0+	Noninverting CML Serial-Data Input 0. Coax input when CXTP is high.		
7	IN0-	Inverting CML Serial-Data Input 0		
9	RX/SDA	Receive/Serial Data. Input/output with internal 30kΩ pullup to IOVDD. In UART mode, RX/SDA is the Rx input of the serializer's UART. In I <sup>2</sup> C mode, RX/SDA is the SDA input/output of the serializer's I <sup>2</sup> C master/slave. RX/SDA has an open-drain driver and requires a pullup resistor.	IOVDD	Digital

Pin Description (continued)

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
10	TX/SCL	Transmit/Serial Clock. Input/output with internal 30kΩ pullup to IOVDD. In UART mode, TX/SCL is the Tx output of the serializer's UART. In I <sup>2</sup> C mode, TX/SCL is the SCL input/output of the serializer's I <sup>2</sup> C master/slave. TX/SCL has an open-drain driver and requires a pullup resistor.	IOVDD	Digital
11	ERRB	Error Output. Active-low, open-drain video data error output with internal pullup to IOVDD. ERRB goes low when decoding errors during normal operation exceed a programmed threshold, or when at least one PRBS error is detected during a PRBS test. ERRB is output high when PWDNB is low.	IOVDD	Digital
12	LOCK	Lock Output. Open-drain output with internal pullup to IOVDD. LOCK high indicates PLLs are locked with correct serial-word boundary alignment. LOCK low indicates PLLs are not locked, or incorrect serial-word boundary alignment. LOCK is low when the configuration link is active. LOCK is output high when PWDNB is low.	IOVDD	Digital
27	PWDNB	Active-Low, Power-Down Input with Internal Pulldown to EP. Set PWDNB low to enter power-down mode to reduce power consumption.	IOVDD	Digital
32	MS	Mode-Select Input with Internal Pulldown to EP. Set MS low to select base mode. Set MS high to select bypass mode.	IOVDD	Digital

Functional Diagrams






Figure 1. Reverse Control-Channel Output Parameters




Figure 2. Test Circuit for Differential Input Measurement




Figure 3. Test Circuit for Single-Ended Input Measurement




Figure 4. Line Fault




Figure 5. Worst-Case Pattern Output




Figure 6. I<sup>2</sup>C Timing Parameters




Figure 7. Output Rise-and-Fall Times






Figure 8. Deserializer Delay




Figure 9. GPI-to-GPO Delay




Figure 10. Lock Time




Figure 11. Power-Up Delay




Figure 12. Active Output to High-Impedance Time, High Impedance to Active-Output Time Test Circuit




Figure 13. Active Output to High-Impedance Time, High Impedance to Active-Output Time