

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Features





Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

General Description

The MAX97001 mono audio subsystem combines a mono speaker amplifier with a stereo headphone amplifier and an analog DPST switch. The headphone and speaker amplifiers have independent volume control and on/off control. The 4 inputs are configurable as 2 differential inputs or 4 single-ended inputs.

The entire subsystem is designed for maximum efficiency. The high-efficiency, 700mW, Class D speaker amplifier operates directly from the battery and consumes no more than 1µA in shutdown mode. The Class H headphone amplifier utilizes a dual-mode charge pump to maximize efficiency while outputting a groundreferenced signal that does not require output coupling capacitors.

The speaker amplifier incorporates a distortion limiter to automatically reduce the volume level when excessive clipping occurs. This allows high gain for low-level signals without compromising the quality of large signals.

All control is performed using the 2-wire I2C interface. The MAX97001 operates over the extended -40°C to +85°C temperature range, and is available in the 2mm x 2.5mm, 20-bump, WLP package (0.5mm pitch).

Applications

Cell Phones Portable Multimedia Players

♦ 2.7V to 5.5V Speaker Supply Voltage


- ♦ 1.6V to 2V Headphone Supply Voltage
- ♦ 700mW Speaker Output (VPVDD = 3.7V, ZSPK = 8Ω + 68µH)
- ♦ 37mW/Channel Headphone Output (RHP = 16Ω)
- **♦ Low-Emission Class D Amplifier**
- **♦** Efficient Class H Headphone Amplifier
- **♦** Ground-Referenced Headphone Outputs
- ♦ 2 Stereo Single-Ended/Mono Differential Inputs
- ♦ Integrated Distortion Limiter (Speaker Outputs)
- ♦ Integrated DPST Analog Switch
- ♦ No Clicks and Pops
- ♦ TDMA Noise Free
- ♦ 2mm x 2.5mm, 20-Bump, 0.5mm Pitch WLP **Package**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX97001EWP+	-40°C to +85°C	20 WLP

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Simplified Block Diagram




/U/IXI/U

TABLE OF CONTENTS

General Description	1
Applications	1
Features	1
Simplified Block Diagram	1
Ordering Information	1
Functional Diagram/Typical Application Circuit	4
Absolute Maximum Ratings	5
Electrical Characteristics	5
Digital I/O Characteristics	9
I ² C TIMING Characteristics	10
Typical Operating Characteristics	
Pin Configuration	17
Pin Description	17
Detailed Description	18
Signal Path	
Mixers	
Class D Speaker Amplifier	
Ultra-Low EMI Filterless Output Stage	
Distortion Limiter	
Analog Switch	
Headphone Amplifier	
DirectDrive	
Charge Pump	
Class H Operation	
Low-Power Mode	
I ² C Slave Address	
I ² C Registers	
Table 1. Register Map	23
Table 2. Input Register	24
Mixers	
Table 3. Mixer Registers	25
Volume Control	
Table 4. Volume Control Registers	26
Distortion Limiter	
Table 5. Distortion Limiter Register	29
Power Management	

TABLE OF CONTENTS (CONTINU	ED)
Table 6. Power Management Register	
Charge-Pump Control	
Table 7. Charge-Pump Control Register	
I ² C Serial Interface	
Bit Transfer	
START and STOP Conditions	
Early STOP Conditions	
Slave Address	
Acknowledge	
Write Data Format	
Read Data Format	
Applications Information	
Filterless Class D Operation	
RF Susceptibility	
Component Selection	
Optional Ferrite Bead Filter	
Input Capacitor	
Charge-Pump Capacitor Selection	
Charge-Pump Flying Capacitor	
Charge-Pump Holding Capacitor	
Supply Bypassing, Layout, and Grounding	
WLP Applications Information	
Package Information	

Functional Diagram/Typical Application Circuit



ABSOLUTE MAXIMUM RATINGS

(Voltages with respect to GND.)
V _{DD} , HPVDD	0.3V to +2.2V
PVDD	0.3V to +6.0V
HPVSS	2.2V to +0.3V
C1N(HF	PVSS - 0.3V) to (HPVDD + 0.3V)
C1P	0.3V to (HPVDD + 0.3V)
HPL, HPR(HF	PVSS - 0.3V) to (HPVDD + 0.3V)
INA1, INA2, INB1, INB2, BIAS.	0.3V to +6.0V
SDA, SCL	0.3V to +6.0V
COM1, COM2, OUTP, OUTN	0.3V to (PVDD + 0.3V)
Continuous Current In/Out of P'	VDD, GND, OUT ±800mA
Continuous Current In/Out of H	PR, HPL, VDD ±140mA
Continuous Current In/Out of C	OM1, COM2 ±150mA

Continuous Input Current (all other pins) Duration of OUT_ Short Circuit to GND or PVE	
Duration of Short Circuit Between	
OUTP and OUTN	Continuous
Duration of HP_ Short Circuit to GND or VDD	Continuous
Continuous Power Dissipation (T _A = +70°C)	
20-Bump WLP Multilayer Board	
(derate 13mW/°C above +70°C)	1040mW
Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VDD = 1.8V, VPVDD = 3.7V, VGND = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. ZSPK = ∞ , RHP = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1 μ F. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Speaker Amplifier Supply Voltage Range	PVDD	Guaranteed by PSR	R test		2.7		5.5	V
Headphone Amplifier Supply Voltage Range	V_{DD}	Guaranteed by PSR	R test		1.6		2	V
		Low-power headpho	one	IVDD		1.35	1.85	
		mode, T _A = +25°C		IPVDD		0.35	0.55	
		HP mode, T _A = +25 stereo SE input on II		IVDD		1.35	1.85	
Quiecsent Supply Current		INB disabled	INA,	IPVDD		0.75	1.15	
Quiecsent Supply Current		SPK mode, T _A = +25°C mono differential Input on INB, INA disabled		IVDD		0.32	0.6	mA
				IPVDD		1.38	2.2	
		SPK + HP mode, TA	•	IVDD		1.35	1.85	
		+25°C, stereo SE in INA, INB disabled	put on	IPVDD		1.8	2.7	
		T. 0500		IVDD + IPVDD			8	
Shutdown Current	ISHDN	$T_A = +25^{\circ}C,$ $V_{\overline{S}HDN} = 0V$		V _{VDD} = 0V, I _{PVDD}		< 1		μΑ
Turn-On Time	ton	Time from power-on including soft-start	Time from power-on to full operation, including soft-start			10		ms
			Gain =	-6dB, -3dB		41.2		
Input Resistance	R _{IN}	T _A = +25°C, internal gain	Gain = 9dB	0dB, 3dB, 6dB,	16	20.6	27	kΩ
			Gain =	: +18dB	5.5	7.2	9.6	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 1.8V, V_{PVDD} = 3.7V, V_{GND} = 0V.$ Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (Z_{SPK}) connected between OUTP and OUTN. Headphone loads (R_{HP}) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. Z_{SPK} = ∞ , R_{HP} = ∞ . C_{C1P-C1N} = C_{HPVDD} = C_{HPVSS} = C_{BIAS} = 1 μ F. Ta = Tmin to Tmax, unless otherwise noted. Typical values are at Ta = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS
Feedback Resistance	RF	T _A = +25°C, external ga	in	19	20	21	kΩ
		Preamp = 0dB			2.3		
Maying up lanut Cianal Cuina		Preamp = +18dB			0.29		
Maximum Input Signal Swing		Preamp = external gain			2.3 x RINEX/RF	=	V _{P-P}
Common-Mode Rejection		f = 1kHz (differential inpugain = 0dB	ut mode),		55		
Ratio	CMRR	f = 1kHz (differential inpugain = 18dB	ut mode),		32		dB
Input DC Voltage		IN_ inputs		1.125	1.2	1.275	V
Bias Voltage	VBIAS			1.13	1.2	1.27	V
SPEAKER AMPLIFIER				•			
0 0"	.,,	$T_A = +25^{\circ}C, SPKM = 1$			±0.5	±4	.,
Output Offset Voltage	Vos	$T_A = +25^{\circ}C$, SPKMIX = (0x01, IN_DIFF = 0		±1.5		mV
0		Peak voltage, T _A = +25°C, A-weighted, 32	Into shutdown		-70		15)/
Click-and-Pop Level	KCP	samples per second, volume at mute (Note 2)	Out of shutdown		-70		dBV
	PSRR	T _A = +25°C	VPVDD = 2.7V to 5.5V	50	77		
Power-Supply Rejection			f = 217Hz, 200mV _{P-P} ripple		73		-10
Ratio (Note 2)			f = 1kHz, 200mV _{P-P} ripple		73		dB
			f = 20kHz, 200mV _{P-P} ripple		57		
		THD+N ≤ 1%,	$V_{PVDD} = 4.2V$		920		
Output Power (Note 3)		f = 1kHz,	V _P V _{DD} = 3.7V		700		mW
		$Z_{SPK} = 8\Omega + 68\mu H$	V _P V _{DD} = 3.3V		550		
Total Harmonic Distortion Plus Noise	THD+N	f = 1 kHz, $POUT = 360 mVRSPK = 8\Omega$	$V, TA = +25^{\circ}C,$		0.05	0.6	%
0: 1: 1: 5:	ONID	A-weighted,	IN_DIFF = 0 (single-ended)		96		15
Signal-to-Noise Ratio	SNR	SPKMIX = 0x03, referenced to 700mW	IN_DIFF = 1 (differential)		96		dB
Oscillator Frequency	fosc		•		250		kHz
Spread-Spectrum Bandwidth					±20		kHz
Gain				11.5	12	12.5	dB
Current Limit					1.5		А

ELECTRICAL CHARACTERISTICS (continued)

(VDD = 1.8V, VPVDD = 3.7V, VGND = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. ZSPK = ∞ , RHP = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1 μ F. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITION	S	MIN	TYP	MAX	UNITS
Efficiency	η	POUT = 600mW, $f = 1$ kHz			87		%
Output Noise		A-weighted, (SPKMIX = 0x0 ⁻¹ SPKVOL = -30dB	1), IN_DIFF = 1,		37		μVRMS
CHARGE PUMP							
		VHPL = VHPR = 0V, TA = +25	5°C	80	83	85	
Charge-Pump Frequency		VHPL = VHPR = 0.2V			665		kHz
		VHPL = VHPR = 0.5V			500		
Positive Output Voltage	VHPVDD	VHPL, VHPR > VTH			V_{DD}		V
Fositive Output voltage	VHPVDD	VHPL, VHPR < VTH			V _{DD} /2		V
Negative Output Voltage	V/11D1/00	VHPL, VHPR > VTH			-V _{DD}		V
Negative Output Voltage	VHPVSS	VHPL, VHPR < VTH			-V _{DD} /2		V
Headphone Output Voltage	VTH1	Output voltage at which the of switches between fast and s		±V _{DD} x 0.05	±V _{DD} x 0.08	±V _{DD} x 0.13	.,
Threshold	VTH2	Output voltage at which the of switches modes, VOUT rising		±V _{DD} x 0.21	±V _{DD} x 0.25	±V _{DD} x 0.3	V
		Time it takes for the charge pump to transition from Invert to split mode			32		ms
Mode Transition Timeouts		Time it takes for the charge pump to transition from split to invert mode			20		μs
HEADPHONE AMPLIFIERS		,					
0 0	.,	$T_A = +25^{\circ}C$, volume at mute			±0.15	±0.6	.,
Output Offset Voltage	Vos	$T_A = +25^{\circ}C, HP_MIX = 0x1,$	IN_DIFF = 0		±0.5		mV
		Peak voltage, TA = +25°C, A-weighted, 32 samples	Into shutdown		-74		
Click-and-Pop Level	KCP	per second, volume at mute (Note 2)	Out of shutdown		-74		dBV
			V _{DD} = 1.62V to 1.98V	70	85		
			f = 217Hz, VRIPPLE = 200mVP-P		84		
Power-Supply Rejection Ratio (Note 2)	PSRR T _A = +25°C	TA = +25°C	f = 1kHz, VRIPPLE = 200mVP-P		80		dB
			f = 20kHz, VRIPPLE = 200mV _{P-P}		69		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 1.8V, V_{PVDD} = 3.7V, V_{GND} = 0V.$ Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (Z_{SPK}) connected between OUTP and OUTN. Headphone loads (R_{HP}) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. Z_{SPK} = ∞ , R_{HP} = ∞ . C_{C1P-C1N} = C_{HPVDD} = C_{HPVSS} = C_{BIAS} = 1 μ F. Ta = Tmin to Tmax, unless otherwise noted. Typical values are at Ta = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITION	S	MIN	TYP	MAX	UNITS
0		TUD N. 407 (4111	$R_{HP} = 16\Omega$		37		
Output Power	Pout	THD+N = 1%, f = 1kHz	RHP = 32Ω		30		mW
Channel-to-Channel Gain Tracking		TA = +25°C, HPL to HPR, HF HPRMIX = 0x02, IN_DIFF = 0	·		±0.3	±2.5	%
Total Harmonic Distortion	THD+N	Pout = 10mW, f = 1kHz	$R_{HP} = 32\Omega$		0.02		%
Plus Noise	THEFIN	1001 - 1011100, 1 - 18112	$RHP = 16\Omega$		0.03	0.1	/0
Signal-to-Noise Ratio	SNR	A-weighted, R _{HP} = 16Ω , H _P H _P RMIX = $0x02$, IN_DIFF = $0x02$			100		dB
Slew Rate	SR				0.35		V/µs
Capacitive Drive	CL				200		рF
Crosstalk		HPL to HPR, HPR to HPL, f =	20Hz to 20kHz		68		dB
ANALOG SWITCH							
			T _A = +25°C		1.6	4	
On-Resistance	RON	INC_ = 20mA, VCOM_ = 0V and PVDD, SWEN = 1	TA = TMIN to TMAX			5.2	Ω
Total Harmonic Distortion	THD+N	VDIFCOM_ = 2VP-P, VCMCOM_ = PVDD/2,	10Ω in series with each switch		0.05		%
Plus Noise		f = 1kHz, SWEN = 1, ZSPK = 8Ω + 68μH	No series resistors		0.3		
Off-Isolation		SWEN = 0, COM1 and COM2 f = 10kHz, referred to signal and OUTN	·		90		dB
PREAMPLIFIER							
		PGAIN_ = 000		-6.5	-6	-5.5	
		PGAIN_ = 001		-3.5	-3	-2.5	
		PGAIN_ = 010		-0.5	0	+0.5	
Gain		PGAIN_ = 011		2.5	3	3.5	dB
		PGAIN_ = 100		5.5	6	6.5	
		PGAIN_ = 101		8.5	9	9.5	
		PGAIN_ = 110		17.5	18	18.5	
VOLUME CONTROL		T					
		HP_VOL = 0x1F		5.5	6	6.5	
Volume Level		HP_VOL = 0x00		-68	-64	-60	dB
		SPKVOL = 0x3F		19	20	-21	
		SPKVOL = 0x00		-31	-30	-29	

8 _______ **/\!\X\!/\!**

ELECTRICAL CHARACTERISTICS (continued)

(VDD = 1.8V, VPVDD = 3.7V, VGND = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (ZSPK) connected between OUTP and OUTN. Headphone loads (RHP) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. ZSPK = ∞ , RHP = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1 μ F. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)

PARAMETER	SYMBOL	CON	CONDITIONS		TYP	MAX	UNITS
		f 41.11=	Speaker		100		-ID
Mute Attenuation		f = 1kHz	Headphone		110		dB
Zero-Crossing Detection Timeout					100		ms
LIMITER							
Attack Time					1		ms
Release Time Constant		THDT1 = 0			1.4		_
		THDT1 = 1			2.8		S

DIGITAL I/O CHARACTERISTICS

 $(V_{PVDD} = 3.7V, V_{GND} = 0V. T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (SDA, SCL))					
Input Voltage High	VIH		0.75 x VDD			V
Input Voltage Low	VIL				0.35 x V _{DD}	V
Input Hysteresis	VHYS			200		mV
Input Capacitance	CIN			10		рF
Input Leakage Current	liN	TA = +25°C			±1.0	μA
DIGITAL OUTPUTS (SDA Op	en Drain)					
Output Low Voltage	Vol	ISINK = 3mA			0.4	V

I2C TIMING CHARACTERISTICS

(VPVDD = 3.7V, VGND = 0V. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial-Clock Frequency	fscl		0		400	kHz
Bus Free Time Between STOP and START Conditions	tBUF		1.3			μs
Hold Time (REPEATED) START Condition	tHD,STA		0.6			μs
SCL Pulse-Width Low	tLOW		1.3			μs
SCL Pulse-Width High	tHIGH		0.6			μs
Setup Time for a REPEATED START Condition	tsu,sta		0.6			μs
Data Hold Time	tHD,DAT		0		900	ns
Data Setup Time	tsu,dat		100			ns
SDA and SCL Receiving Rise Time	tR	(Note 4)	20 + 0.1C _B		300	ns
SDA and SCL Receiving Fall Time	tF	(Note 4)	20 + 0.1C _B		300	ns
SDA Transmitting Fall Time	tF	(Note 4)	20 + 0.1C _B		300	ns
Setup Time for STOP Condition	tsu,sto		0.6			μs
Bus Capacitance	CB				400	pF
Pulse Width of Suppressed Spike	tsp		0		50	ns

- Note 1: 100% production tested at TA = +25°C. Specifications over temperature limits are guaranteed by design.
- Note 2: Amplifier inputs are AC-coupled to GND.
- Note 3: Class D amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load.
- Note 4: CB is in pF.





Figure 1. I²C Interface Timing Diagram


Typical Operating Characteristics

 $(V_{LDOIN} = V_{PVDD} = 3.7V, V_{GND} = V_{PGND} = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (Z_{SPK}) connected between OUTP and OUTN. Headphone loads (R_{HP}) connected from HPL or HPR to GND. <math>Z_{SPK} = \infty$, $R_{HP} = \infty$. $C_{C1P-C1N} = C_{HPVDD} = C_{HPVSS} = C_{BIAS} = 1\mu F$. $T_{A} = +25^{\circ}C$, unless otherwise noted.)




Typical Operating Characteristics (continued)

 $(V_{LDOIN} = V_{PVDD} = 3.7V, V_{GND} = V_{PGND} = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (Z_{SPK}) connected between OUTP and OUTN. Headphone loads (R_{HP}) connected from HPL or HPR to GND. Z_{SPK} = <math>\infty$, R_{HP} = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1 μ F. TA = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)


 $(V_{LDOIN} = V_{PVDD} = 3.7V, V_{GND} = V_{PGND} = 0V. \ Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. \ Speaker loads (Z_{SPK}) connected between OUTP and OUTN. Headphone loads (R_{HP}) connected from HPL or HPR to GND. Z_{SPK} = <math>\infty$, R_{HP} = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1 μ F. TA = +25°C, unless otherwise noted.)





FREQUENCY (kHz)

-100

0.01










10

100










Typical Operating Characteristics (continued)


 $(V_{LDOIN} = V_{PVDD} = 3.7V, V_{GND} = V_{PGND} = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (Z_{SPK}) connected between OUTP and OUTN. Headphone loads (R_{HP}) connected from HPL or HPR to GND. <math>Z_{SPK} = \infty$, $R_{HP} = \infty$. $C_{C1P-C1N} = C_{HPVDD} = C_{HPVSS} = C_{BIAS} = 1\mu F. T_A = +25^{\circ}C$, unless otherwise noted.)


















POWER DISSIPATION vs. OUTPUT POWER





OUTPUT POWER vs. LOAD RESISTANCE





Typical Operating Characteristics (continued)


 $(V_{LDOIN} = V_{PVDD} = 3.7V, V_{GND} = V_{PGND} = 0V. \ Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. \ Speaker loads (Z_{SPK}) connected between OUTP and OUTN. Headphone loads (R_{HP}) connected from HPL or HPR to GND. Z_{SPK} = <math>\infty$, R_{HP} = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1 μ F. TA = +25°C, unless otherwise noted.)




















Typical Operating Characteristics (continued)


 $(V_{LDOIN} = V_{PVDD} = 3.7V, V_{GND} = V_{PGND} = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (Z_{SPK}) connected between OUTP and OUTN. Headphone loads (R_{HP}) connected from HPL or HPR to GND. Z_{SPK} = <math>\infty$, R_{HP} = ∞ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1 μ F. TA = +25°C, unless otherwise noted.)




2ms/div










Pin Configuration



Pin Description

PIN	NAME	FUNCTION			
A1	HPR	Headphone Amplifier Left Output			
A2	HPL	Headphone Amplifier Right Output			
А3	HPVSS	Headphone Amplifier Negative Power Supply. Bypass with a 1µF capacitor to GND.			
A4	C1P	Charge-Pump Flying Capacitor Positive Terminal. Connect a 1µF capacitor between C1P and C1N.			
A5	C1N	Charge-Pump Flying Capacitor Negative Terminal. Connect a 1µF capacitor between C1P and C1N.			
B1	BIAS	Common-Mode Bias. Bypass to GND with a 1µF capacitor.			
B2	SDA	Serial-Data Input/Output. Connect a pullup resistor from SDA to DVDD.			
В3	SCL	Serial-Clock Input. Connect a pullup resistor from SCL to DVDD.			
B4	V _{DD}	Headphone Amplifier Supply. Bypass with a 1µF capacitor to GND.			
B5	HPVDD	Headphone Amplifier Positive Power Supply. Bypass with a 1µF capacitor to GND.			
C1	INA1	Input A1. Left input or negative input.			
C2	INA2	Input A2. Right input or positive input.			
C3	COM1	Positive Bypass Switch Input			
C4	COM2	Negative Bypass Switch Input			
C5	OUTP	Positive Speaker Output			
D1	INB1	Input B1. Left input or negative input.			
D2	INB2	Input B2. Right input or positive input.			
D3	GND	Analog Ground			
D4	PVDD	Class D Power Supply. Bypass with a 1µF capacitor to GND.			
D5	OUTN	Negative Speaker Output			

Detailed Description

The MAX97001 mono audio subsystem combines a mono speaker amplifier with a stereo headphone amplifier and an analog DPST switch. The high-efficiency, 700mW, Class D speaker amplifier operates directly from the battery and consumes no more than 1µA when in shutdown mode. The headphone amplifier utilizes a dual-mode charge pump and a Class H output stage to maximize efficiency while outputting a ground-referenced signal that does not require output-coupling capacitors. The headphone and speaker amplifiers have independent volume control and on/off control. The 4 inputs are configurable as 2 differential inputs or 4 single-ended inputs. All control is performed using the 2-wire I2C interface.

The speaker amplifier incorporates a distortion limiter to automatically reduce the volume level when excessive clipping occurs. This allows high gain for low-level signals without compromising the quality of large signals.

Signal Path

The MAX97001 signal path consists of flexible inputs, signal mixing, volume control, and output amplifiers

(Figure 2). The inputs can be configured for singleended or differential signals (Figure 3). The internal preamplifiers feature programmable gain settings using internal resistors and an external gain setting using a trimmed internal feedback resistor. The external option allows any desired gain to be selected. Following preamplification, the input signals are mixed, volume adjusted, and routed to the headphone and speaker amplifiers based on the desired configuration.

Mixers

The MAX97001 features independent mixers for the left headphone, right headphone, and speaker paths. Each output can select any combination of any inputs. This allows for mixing two audio signals together and routing independent signals to the headphone and speaker amplifiers. If one of the inputs is not selected by either mixer, it is automatically powered down to save power.

Class D Speaker Amplifier

The MAX97001 Class D speaker amplifier utilizes active emissions limiting and spread-spectrum modulation to minimize the EMI radiated by the amplifier.




Figure 2. Signal Path




Figure 3. Differential and Stereo Single-Ended Input Configurations

Ultra-Low EMI Filterless Output Stage

Traditional Class D amplifiers require the use of external LC filters or shielding in order to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim's active emissions limiting edge-rate control circuitry and spread-spectrum modulation reduces EMI emissions, while maintaining up to 87% efficiency. Maxim's spread-spectrum modulation

mode flattens wideband spectral components, while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The MAX97001's spread-spectrum modulator randomly varies the switching frequency by ±20kHz around the center frequency (250kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes (see Figure 4).




Figure 4. EMI with 15cm of Speaker Cable

Distortion Limiter

The MAX97001 speaker amplifiers integrate a limiter to provide speaker protection and audio compression. When enabled, the limiter monitors the audio signal at the output of the Class D speaker amplifier and decreases the gain if the distortion exceeds the predefined threshold. The limiter automatically tracks the battery voltage to reduce the gain as the battery voltage drops.

Figure 5 shows the typical output vs. input curves with and without the distortion limiter. The dotted line shows the maximum gain for a given distortion limit without the distortion limiter. The solid line shows how, with the distortion limiter enabled, the gain can be increased without exceeding the set distortion limit. When the limiter is enabled, selecting a high gain level results in peak signals being attenuated while low signals are left unchanged. This increases the perceived loudness without the harshness of a clipped waveform.

Analog Switch

The MAX97001 integrates a DPST analog audio switch that connects COM1 and COM2 to OUTP and OUTN, respectively. Unlike discrete solutions, the switch design reduces coupling of Class D switching noise to the COM_inputs. This eliminates the need for a costly T-switch. Drive COM1 and COM2 with a low-impedance source to minimize noise on the pins. In applications that do not require the analog switch, leave COM1 and COM2 unconnected. When applying signal on COM1 and COM2, disable the Class D amplifier before closing the switch.

Headphone AmplifierDirectDrive

Traditional single-supply headphone amplifiers have outputs biased at a nominal DC voltage (typically half the supply). Large coupling capacitors are needed to block this DC bias from the headphone. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone amplifier.

Maxim's DirectDrive® architecture uses a charge pump to create an internal negative supply voltage. This allows the headphone outputs of the MAX97001 to be biased at GND while operating from a single supply (Figure 6). Without a DC component, there is no need for the large DC-blocking capacitors. Instead of two large (220µF, typ) capacitors, the MAX97001 charge pump requires two small ceramic capacitors, conserving board space, reducing cost, and improving the frequency response of the headphone amplifier. See the Output Power




Figure 5. Limiter Gain Curve




Figure 6. Traditional Amplifier Output vs. MAX97001 DirectDrive Output

vs. Load Resistance graph in the *Typical Operating Characteristics* for details of the possible capacitor sizes. There is a low DC voltage on the amplifier outputs due to amplifier offset. However, the offset of the MAX97001 is typically $\pm 0.6 \text{mV}$, which, when combined with a 32Ω load, results in less than $50\mu\text{A}$ of DC current flow to the headphones.

DirectDrive is a registered trademark of Maxim Integrated Products, Inc.

In addition to the cost and size disadvantages of the DC-blocking capacitors required by conventional headphone amplifiers, these capacitors limit the amplifier's low-frequency response and can distort the audio signal. Previous attempts at eliminating the output-coupling capacitors involved biasing the headphone return (sleeve) to the DC-bias voltage of the headphone amplifiers. This method raises some issues:

- The sleeve is typically grounded to the chassis. Using the midrail biasing approach, the sleeve must be isolated from system ground, complicating product design.
- During an ESD strike, the amplifier's ESD structures are the only path to system ground. Thus, the amplifier must be able to withstand the full energy from an ESD strike.
- When using the headphone jack as a line out to other equipment, the bias voltage on the sleeve may conflict with the ground potential from other equipment, resulting in possible damage to the amplifiers.

Charge Pump

The MAX97001's dual-mode charge pump generates both the positive and negative power supply for the headphone amplifier. To maximize effficiency, both the charge pump's switching frequency and output voltage change based on signal level.

When the input signal level is less than 10% of V_{DD} the switching frequency is reduced to a low rate. This minimizes switching losses in the charge pump. When the input signal exceeds 10% of V_{DD} , the switching frequency increases to support the load current.

For input signals below 25% of V_{DD} , the charge pump generates $\pm (V_{DD}/2)$ to minimize the voltage drop across the amplifier's power stage and thus improves efficiency. Input signals that exceed 25% of V_{DD} cause the charge pump to output $\pm V_{DD}$. The higher output voltage allows for full output power from the headphone amplifier.

To prevent audible glitches when transitioning from the $\pm (V_{DD}/2)$ output mode to the $\pm V_{DD}$ output mode, the charge pump transitions very quickly. This quick change draws significant current from V_{DD} for the duration of the transition. The bypass capacitor on V_{DD} supplies the required current and prevent droop on V_{DD} .

The charge pump's dynamic switching mode can be turned off through the I²C interface. The charge pump can then be forced to output either $\pm (V_{DD}/2)$ or $\pm V_{DD}$ regardless of input signal level.

Class H Operation

A Class H amplifier uses a Class AB output stage with power supplies that are modulated by the output signal. In the case of the MAX97001, two nominal power-supply differentials of 1.8V (+0.9V to -0.9V) and 3.6V (+1.8V to -1.8V) are available from the charge pump. Figure 7 shows the operation of the output voltage dependent power supply.

Low-Power Mode

To minimize power consumption when using the headphone amplifier, enable the low-power mode. In this mode, the headphone mixers and volume control are bypassed and shutdown.

I²C Slave Address

The MAX97001 uses a slave address of 0x9A or 1001101R/W. The address is defined as the 7 most significant bits (MSBs) followed by the read/write bit. Set the read/write bit to 1 to configure the MAX97001 to read mode. Set the read/write bit to 0 to configure the MAX97001 to write mode. The address is the first byte of information sent to the MAX97001 after the START (S) condition.




Figure 7. Class H Operation

I²C Registers

Nine internal registers program the MAX97001. Table 1 lists all of the registers, their addresses, and power-on-reset states. Register 0xFF indicates the device revision.

Write zeros to all unused bits in the register table when updating the register, unless otherwise noted. Tables 2–7 describe each bit.

Table 1. Register Map

REGISTER	В7	В6	B5	B4	В3	B2	B1	В0	ADDRESS	DEFAULT	R/W
STATUS											
Input Gain	INADIFF	INBDIFF	F	PGAINA	PGAINB				0x00	0x00	R/W
Headphone Mixers	HPLMIX				HPRMIX				0x01	0x00	R/W
Speaker Mixer	0	0	0	0 SPKMIX				0x02	0x00	R/W	
Headphone Left	ZCD	SLEW	HPLM	_M HPLVOL				0x03	0x00	R/W	
Headphone Right	HPGAIN	0	HPRM	HPRM HPRVOL					0x04	0x00	R/W
Speaker	FFM	SPKM	SPKVOL					0x05	0x00	R/W	
Reserved	0	0	0	0	0	0	0	0	0x06	0x00	R/W
Limiter	THDCLP				0	0	0	THDT1	0x07	0x00	R/W
Power Management	SHDN	LPMODE		SPKEN	0	HPLEN	HPREN	BYPEN	0x08	0x01	R/W
Charge Pump	0	0	0	0	0	0	CPSEL	FIXED	0x09	0x00	R/W
REVISION ID											
Rev ID		REV 0xFF 0x00 R									

Table 2. Input Register

REGISTER	BIT	NAME	DESCRIPTION				
0x00	7	INADIFF	Input A Differential Mode. Configures the input A channel as either a mono differential signal (INA = INA2 - INA1) or as a stereo signal (INA1 = left, INA2 = right). 0 = Stereo single-ended 1 = Differential				
	6	INBDIFF	Input B Differential Mode. Configures the input B channel as either a mono differential signal (INB = INB2 - INB1) or as a stereo signal (INB1 = Ieft, INB2 = right). 0 = Stereo single-ended 1 = Differential				
	5		Input A Preamp Gain. Set the input gain to maximize output signal level for a given input signal range to improve the SNR of the system. PGAINA = 111 switches to a trimmed $20k\Omega$ feedback resistor for external gain setting.				
	3	PGAINA	VALUE LEVEL (dB) 000 -6 001 -3 010 0 011 3dB				
			100 6 101 9 110 18 111 External				
	2		Input B Preamp Gain. Set the input gain to maximize output signal level for a given input signal range to improve the SNR of the system. PGAINB = 111 switches to a trimmed $20k\Omega$ feedback resistor for external gain setting.				
	0	PGAINB	VALUE LEVEL (dB) 000 -6 001 -3 010 0				
			011 3 100 6 101 9 110 18 111 External				

Mixers

Table 3. Mixer Registers

REGISTER	BIT	NAME	DESCRIPTION			
0x01	7	HPLMIX	Left Headphone Mixer. Selects which of the four inputs is routed to the left headphone output.			
	6		0000 xxx1 xx1x x1xx 1xxx	INPUT No input INA1 (disabled when INADIFF = 1) INA2 (select when INADIFF = 1) INB1 (disabled when INBDIFF = 1) INB2 (select when INBDIFF = 1)		
	5					
	4					
	3		Right Headphone Mixer. Selects which of the four inputs is routed to the right headphone output.			
	2	HPRMIX	VALUE 0000 xxx1 xx1x x1xx 1xxx	INPUT No input INA1 (disabled when INADIFF = 1) INA2 (select when INADIFF = 1) INB1 (disabled when INBDIFF = 1)		
	1					
	0			INB2 (select when INBDIFF = 1)		
	3		Speaker Mixer. Selects which of the four inputs is routed to the speaker output.			
0x02	2	SPKMIX	0000 0000	INPUT No input INA1 (disabled when INADIFF = 1)		
	1		xx1x INA2 (select when INADIFF = 1) x1xx INB1 (disabled when INBDIFF = 1)			
	0		1xxx	INB2 (select when INBDIFF = 1)		