



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

MAX97001

## General Description

The MAX97001 mono audio subsystem combines a mono speaker amplifier with a stereo headphone amplifier and an analog DPST switch. The headphone and speaker amplifiers have independent volume control and on/off control. The 4 inputs are configurable as 2 differential inputs or 4 single-ended inputs.

The entire subsystem is designed for maximum efficiency. The high-efficiency, 700mW, Class D speaker amplifier operates directly from the battery and consumes no more than 1 $\mu$ A in shutdown mode. The Class H headphone amplifier utilizes a dual-mode charge pump to maximize efficiency while outputting a ground-referenced signal that does not require output coupling capacitors.

The speaker amplifier incorporates a distortion limiter to automatically reduce the volume level when excessive clipping occurs. This allows high gain for low-level signals without compromising the quality of large signals.

All control is performed using the 2-wire I<sup>2</sup>C interface. The MAX97001 operates over the extended -40°C to +85°C temperature range, and is available in the 2mm x 2.5mm, 20-bump, WLP package (0.5mm pitch).

## Applications

Cell Phones  
Portable Multimedia Players

## Features


- ◆ 2.7V to 5.5V Speaker Supply Voltage
- ◆ 1.6V to 2V Headphone Supply Voltage
- ◆ 700mW Speaker Output ( $V_{PVDD} = 3.7V$ ,  $Z_{SPK} = 8\Omega + 68\mu H$ )
- ◆ 37mW/Channel Headphone Output ( $R_{HP} = 16\Omega$ )
- ◆ Low-Emission Class D Amplifier
- ◆ Efficient Class H Headphone Amplifier
- ◆ Ground-Referenced Headphone Outputs
- ◆ 2 Stereo Single-Ended/Mono Differential Inputs
- ◆ Integrated Distortion Limiter (Speaker Outputs)
- ◆ Integrated DPST Analog Switch
- ◆ No Clicks and Pops
- ◆ TDMA Noise Free
- ◆ 2mm x 2.5mm, 20-Bump, 0.5mm Pitch WLP Package

## Ordering Information

| PART         | TEMP RANGE     | PIN-PACKAGE |
|--------------|----------------|-------------|
| MAX97001EWP+ | -40°C to +85°C | 20 WLP      |

+Denotes a lead(Pb)-free/RoHS-compliant package.

## Simplified Block Diagram



# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## TABLE OF CONTENTS

|  |    |
|--|----|
| General Description . . . . .                            | 1  |
| Applications . . . . .                                   | 1  |
| Features . . . . .                                       | 1  |
| Simplified Block Diagram . . . . .                       | 1  |
| Ordering Information . . . . .                           | 1  |
| Functional Diagram/Typical Application Circuit . . . . . | 4  |
| Absolute Maximum Ratings . . . . .                       | 5  |
| Electrical Characteristics . . . . .                     | 5  |
| Digital I/O Characteristics . . . . .                    | 9  |
| I <sup>2</sup> C TIMING Characteristics . . . . .        | 10 |
| Typical Operating Characteristics . . . . .              | 11 |
| Pin Configuration . . . . .                              | 17 |
| Pin Description . . . . .                                | 17 |
| Detailed Description . . . . .                           | 18 |
| Signal Path . . . . .                                    | 18 |
| Mixers . . . . .   | 18 |
| Class D Speaker Amplifier . . . . .                      | 18 |
| Ultra-Low EMI Filterless Output Stage . . . . .          | 20 |
| Distortion Limiter . . . . .                             | 21 |
| Analog Switch . . . . .                                  | 21 |
| Headphone Amplifier . . . . .                            | 21 |
| DirectDrive . . . . .                                    | 21 |
| Charge Pump . . . . .                                    | 22 |
| Class H Operation . . . . .                              | 22 |
| Low-Power Mode . . . . .                                 | 22 |
| I <sup>2</sup> C Slave Address . . . . .                 | 22 |
| I <sup>2</sup> C Registers . . . . .                     | 23 |
| Table 1. Register Map . . . . .                          | 23 |
| Table 2. Input Register . . . . .                        | 24 |
| Mixers . . . . .   | 25 |
| Table 3. Mixer Registers . . . . .                       | 25 |
| Volume Control . . . . .                                 | 26 |
| Table 4. Volume Control Registers . . . . .              | 26 |
| Distortion Limiter . . . . .                             | 29 |
| Table 5. Distortion Limiter Register . . . . .           | 29 |
| Power Management . . . . .                               | 29 |



# **Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers**

**MAX97001**

---


## **TABLE OF CONTENTS (CONTINUED)**

---

|   |    |
|---|----|
| Table 6. Power Management Register . . . . .      | 29 |
| Charge-Pump Control . . . . .                     | 30 |
| Table 7. Charge-Pump Control Register . . . . .   | 30 |
| I <sup>2</sup> C Serial Interface . . . . .       | 30 |
| Bit Transfer . . . . .                            | 30 |
| START and STOP Conditions . . . . .               | 30 |
| Early STOP Conditions . . . . .                   | 31 |
| Slave Address . . . . .                           | 31 |
| Acknowledge . . . . .                             | 31 |
| Write Data Format . . . . .                       | 31 |
| Read Data Format . . . . .                        | 32 |
| Applications Information . . . . .                | 32 |
| Filterless Class D Operation . . . . .            | 33 |
| RF Susceptibility . . . . .                       | 33 |
| Component Selection . . . . .                     | 34 |
| Optional Ferrite Bead Filter . . . . .            | 34 |
| Input Capacitor . . . . .                         | 34 |
| Charge-Pump Capacitor Selection . . . . .         | 34 |
| Charge-Pump Flying Capacitor . . . . .            | 34 |
| Charge-Pump Holding Capacitor . . . . .           | 34 |
| Supply Bypassing, Layout, and Grounding . . . . . | 34 |
| WLP Applications Information . . . . .            | 35 |
| Package Information . . . . .                     | 36 |

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## Functional Diagram/Typical Application Circuit



# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

MAX97001

## ABSOLUTE MAXIMUM RATINGS

(Voltages with respect to GND.)

|  |                                  |
|--|----------------------------------|
| V <sub>DD</sub> , HPVDD                      | -0.3V to +2.2V                   |
| PVDD   | -0.3V to +6.0V                   |
| HPVSS  | -2.2V to +0.3V                   |
| C1N  | (HPVSS - 0.3V) to (HPVDD + 0.3V) |
| C1P  | -0.3V to (HPVDD + 0.3V)          |
| HPL, HPR                                     | (HPVSS - 0.3V) to (HPVDD + 0.3V) |
| INA1, INA2, INB1, INB2, BIAS                 | -0.3V to +6.0V                   |
| SDA, SCL                                     | -0.3V to +6.0V                   |
| COM1, COM2, OUTP, OUTN                       | -0.3V to (PVDD + 0.3V)           |
| Continuous Current In/Out of PVDD, GND, OUT_ | ±800mA                           |
| Continuous Current In/Out of HPR, HPL, VDD   | ±140mA                           |
| Continuous Current In/Out of COM1, COM2      | ±150mA                           |

|   |                 |
|---|-----------------|
| Continuous Input Current (all other pins)   | ±20mA           |
| Duration of OUT_ Short Circuit to GND or PVDD   | Continuous      |
| Duration of Short Circuit Between<br>OUTP and OUTN  | Continuous      |
| Duration of HP_ Short Circuit to GND or V <sub>DD</sub>   | Continuous      |
| Continuous Power Dissipation (T <sub>A</sub> = +70°C)<br>20-Bump WLP Multilayer Board<br>(derate 13mW/°C above +70°C) | 1040mW          |
| Junction Temperature  | +150°C          |
| Operating Temperature Range   | -40°C to +85°C  |
| Storage Temperature Range   | -65°C to +150°C |
| Soldering Temperature (reflow)  | +260°C          |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub> = 1.8V, V<sub>PVDD</sub> = 3.7V, V<sub>GND</sub> = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (Z<sub>SPK</sub>) connected between OUTP and OUTN. Headphone loads (R<sub>HP</sub>) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. Z<sub>SPK</sub> = ∞, R<sub>HP</sub> = ∞. C<sub>C1P-C1N</sub> = C<sub>HPVDD</sub> = C<sub>HPVSS</sub> = C<sub>BIAS</sub> = 1μF. T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

| PARAMETER   | SYMBOL            | CONDITIONS  |  | MIN  | TYP  | MAX  | UNITS |
|---|-------------------|---|--|------|------|------|-------|
| Speaker Amplifier Supply Voltage Range                                      | PVDD              | Guaranteed by PSRR test   |  | 2.7  |      | 5.5  | V     |
| Headphone Amplifier Supply Voltage Range                                    | V <sub>DD</sub>   | Guaranteed by PSRR test   |  | 1.6  |      | 2    | V     |
| Quiescent Supply Current  |                   | Low-power headphone mode, T <sub>A</sub> = +25°C                              | I <sub>VDD</sub>                         |      | 1.35 | 1.85 | mA    |
|   |                   |   | I <sub>PVDD</sub>                        |      | 0.35 | 0.55 |       |
|   |                   | HP mode, T <sub>A</sub> = +25°C, stereo SE input on INA, INB disabled         | I <sub>VDD</sub>                         |      | 1.35 | 1.85 |       |
|   |                   |   | I <sub>PVDD</sub>                        |      | 0.75 | 1.15 |       |
|   |                   | SPK mode, T <sub>A</sub> = +25°C mono differential Input on INB, INA disabled | I <sub>VDD</sub>                         |      | 0.32 | 0.6  |       |
|   |                   |   | I <sub>PVDD</sub>                        |      | 1.38 | 2.2  |       |
| SPK + HP mode, T <sub>A</sub> = +25°C, stereo SE input on INA, INB disabled | I <sub>VDD</sub>  |   | 1.35                                     | 1.85 |      |      |       |
|   | I <sub>PVDD</sub> |   | 1.8                                      | 2.7  |      |      |       |
| Shutdown Current  | I <sub>SHDN</sub> | T <sub>A</sub> = +25°C, V <sub>SHDN</sub> = 0V                                | I <sub>VDD</sub> + I <sub>PVDD</sub>     |      | 8    |      | μA    |
|   |                   |   | V <sub>VDD</sub> = 0V, I <sub>PVDD</sub> |      | < 1  |      |       |
| Turn-On Time  | t <sub>ON</sub>   | Time from power-on to full operation, including soft-start                    |  |      | 10   |      | ms    |
| Input Resistance  | R <sub>IN</sub>   | T <sub>A</sub> = +25°C, internal gain   | Gain = -6dB, -3dB                        |      | 41.2 |      | kΩ    |
|   |                   |   | Gain = 0dB, 3dB, 6dB, 9dB                | 16   | 20.6 | 27   |       |
|   |                   |   | Gain = +18dB                             | 5.5  | 7.2  | 9.6  |       |

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = 1.8V, V<sub>PVDD</sub> = 3.7V, V<sub>GND</sub> = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (Z<sub>SPK</sub>) connected between OUTP and OUTN. Headphone loads (R<sub>HP</sub>) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. Z<sub>SPK</sub> = ∞, R<sub>HP</sub> = ∞. C<sub>C1P-C1N</sub> = C<sub>HPVDD</sub> = C<sub>HPVSS</sub> = C<sub>BIAS</sub> = 1μF. T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

| PARAMETER                             | SYMBOL            | CONDITIONS   | MIN  | TYP | MAX   | UNITS            |
|---------------------------------------|-------------------|--|--|-----|-------|------------------|
| Feedback Resistance                   | R <sub>F</sub>    | T <sub>A</sub> = +25°C, external gain  | 19   | 20  | 21    | kΩ               |
| Maximum Input Signal Swing            |                   | Preamp = 0dB   | 2.3  |     |       | V <sub>P-P</sub> |
|                                       |                   | Preamp = +18dB   | 0.29                                       |     |       |                  |
|                                       |                   | Preamp = external gain   | 2.3 x<br>R <sub>INEX</sub> /R <sub>F</sub> |     |       |                  |
| Common-Mode Rejection Ratio           | CMRR              | f = 1kHz (differential input mode), gain = 0dB   | 55   |     |       | dB               |
|                                       |                   | f = 1kHz (differential input mode), gain = 18dB  | 32   |     |       |                  |
| Input DC Voltage                      |                   | IN__ inputs  | 1.125                                      | 1.2 | 1.275 | V                |
| Bias Voltage                          | V <sub>BIAS</sub> |  | 1.13                                       | 1.2 | 1.27  | V                |
| <b>SPEAKER AMPLIFIER</b>              |                   |  |  |     |       |                  |
| Output Offset Voltage                 | V <sub>OS</sub>   | T <sub>A</sub> = +25°C, SPKM = 1   | ±0.5                                       |     | ±4    | mV               |
|                                       |                   | T <sub>A</sub> = +25°C, SPKMIX = 0x01, IN_DIFF = 0   | ±1.5                                       |     |       |                  |
| Click-and-Pop Level                   | K <sub>CP</sub>   | Peak voltage, T <sub>A</sub> = +25°C, A-weighted, 32 samples per second, volume at mute (Note 2) | Into shutdown                              | -70 |       | dBV              |
|                                       |                   |  | Out of shutdown                            | -70 |       |                  |
| Power-Supply Rejection Ratio (Note 2) | PSRR              | T <sub>A</sub> = +25°C   | V <sub>PVDD</sub> = 2.7V to 5.5V           | 50  | 77    | dB               |
|                                       |                   |  | f = 217Hz, 200mV <sub>P-P</sub> ripple     | 73  |       |                  |
|                                       |                   |  | f = 1kHz, 200mV <sub>P-P</sub> ripple      | 73  |       |                  |
|                                       |                   |  | f = 20kHz, 200mV <sub>P-P</sub> ripple     | 57  |       |                  |
| Output Power (Note 3)                 |                   | THD+N ≤ 1%,<br>f = 1kHz,<br>Z <sub>SPK</sub> = 8Ω + 68μH   | V <sub>PVDD</sub> = 4.2V                   | 920 |       | mW               |
|                                       |                   |  | V <sub>PVDD</sub> = 3.7V                   | 700 |       |                  |
|                                       |                   |  | V <sub>PVDD</sub> = 3.3V                   | 550 |       |                  |
| Total Harmonic Distortion Plus Noise  | THD+N             | f = 1kHz, P <sub>OUT</sub> = 360mW, T <sub>A</sub> = +25°C, R <sub>SPK</sub> = 8Ω                | 0.05                                       |     | 0.6   | %                |
| Signal-to-Noise Ratio                 | SNR               | A-weighted, SPKMIX = 0x03, referenced to 700mW   | IN_DIFF = 0 (single-ended)                 | 96  |       | dB               |
|                                       |                   |  | IN_DIFF = 1 (differential)                 | 96  |       |                  |
| Oscillator Frequency                  | f <sub>OSC</sub>  |  | 250  |     |       | kHz              |
| Spread-Spectrum Bandwidth             |                   |  | ±20  |     |       | kHz              |
| Gain                                  |                   |  | 11.5                                       | 12  | 12.5  | dB               |
| Current Limit                         |                   |  | 1.5  |     |       | A                |

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

MAX97001

## ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = 1.8V, V<sub>PVDD</sub> = 3.7V, V<sub>GND</sub> = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (Z<sub>SPK</sub>) connected between OUTP and OUTN. Headphone loads (R<sub>HP</sub>) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. Z<sub>SPK</sub> = ∞, R<sub>HP</sub> = ∞. CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1μF. T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

| PARAMETER                             | SYMBOL             | CONDITIONS   | MIN   | TYP                        | MAX                        | UNITS |  |
|---------------------------------------|--------------------|--|---|----------------------------|----------------------------|-------|--|
| Efficiency                            | η                  | P <sub>OUT</sub> = 600mW, f = 1kHz   |   | 87                         |                            | %     |  |
| Output Noise                          |                    | A-weighted, (SPKMIX = 0x01), IN_DIFF = 1, SPKVOL = -30dB   |   | 37                         |                            | μVRMS |  |
| <b>CHARGE PUMP</b>                    |                    |  |   |                            |                            |       |  |
| Charge-Pump Frequency                 |                    | V <sub>HPL</sub> = V <sub>HPR</sub> = 0V, T <sub>A</sub> = +25°C                                 | 80  | 83                         | 85                         | kHz   |  |
|                                       |                    | V <sub>HPL</sub> = V <sub>HPR</sub> = 0.2V   |   | 665                        |                            |       |  |
|                                       |                    | V <sub>HPL</sub> = V <sub>HPR</sub> = 0.5V   |   | 500                        |                            |       |  |
| Positive Output Voltage               | V <sub>HPVDD</sub> | V <sub>HPL</sub> , V <sub>HPR</sub> > V <sub>TH</sub>  |   | V <sub>DD</sub>            |                            | V     |  |
|                                       |                    | V <sub>HPL</sub> , V <sub>HPR</sub> < V <sub>TH</sub>  |   | V <sub>DD</sub> /2         |                            |       |  |
| Negative Output Voltage               | V <sub>HPVSS</sub> | V <sub>HPL</sub> , V <sub>HPR</sub> > V <sub>TH</sub>  |   | -V <sub>DD</sub>           |                            | V     |  |
|                                       |                    | V <sub>HPL</sub> , V <sub>HPR</sub> < V <sub>TH</sub>  |   | -V <sub>DD</sub> /2        |                            |       |  |
| Headphone Output Voltage Threshold    | V <sub>TH1</sub>   | Output voltage at which the charge pump switches between fast and slow clock                     | ±V <sub>DD</sub><br>x 0.05                            | ±V <sub>DD</sub><br>x 0.08 | ±V <sub>DD</sub><br>x 0.13 | V     |  |
|                                       | V <sub>TH2</sub>   | Output voltage at which the charge pump switches modes, V <sub>OUT</sub> rising or falling       | ±V <sub>DD</sub><br>x 0.21                            | ±V <sub>DD</sub><br>x 0.25 | ±V <sub>DD</sub><br>x 0.3  |       |  |
| Mode Transition Timeouts              |                    | Time it takes for the charge pump to transition from Invert to split mode                        |   | 32                         |                            | ms    |  |
|                                       |                    | Time it takes for the charge pump to transition from split to invert mode                        |   | 20                         |                            | μs    |  |
| <b>HEADPHONE AMPLIFIERS</b>           |                    |  |   |                            |                            |       |  |
| Output Offset Voltage                 | V <sub>OS</sub>    | T <sub>A</sub> = +25°C, volume at mute   |   | ±0.15                      | ±0.6                       | mV    |  |
|                                       |                    | T <sub>A</sub> = +25°C, HP_MIX = 0x1, IN_DIFF = 0  |   | ±0.5                       |                            |       |  |
| Click-and-Pop Level                   | KCP                | Peak voltage, T <sub>A</sub> = +25°C, A-weighted, 32 samples per second, volume at mute (Note 2) | Into shutdown   |                            | -74                        | dBV   |  |
|                                       |                    |  | Out of shutdown                                       |                            | -74                        |       |  |
| Power-Supply Rejection Ratio (Note 2) | PSRR               | T <sub>A</sub> = +25°C   | V <sub>DD</sub> = 1.62V to 1.98V                      | 70                         | 85                         | dB    |  |
|                                       |                    |  | f = 217Hz, V <sub>RIPPLE</sub> = 200mV <sub>P-P</sub> |                            | 84                         |       |  |
|                                       |                    |  | f = 1kHz, V <sub>RIPPLE</sub> = 200mV <sub>P-P</sub>  |                            | 80                         |       |  |
|                                       |                    |  | f = 20kHz, V <sub>RIPPLE</sub> = 200mV <sub>P-P</sub> |                            | 69                         |       |  |



# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = 1.8V, V<sub>PVDD</sub> = 3.7V, V<sub>GND</sub> = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (Z<sub>SPK</sub>) connected between OUTP and OUTN. Headphone loads (R<sub>HP</sub>) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. Z<sub>SPK</sub> = ∞, R<sub>HP</sub> = ∞. C<sub>C1P-C1N</sub> = C<sub>HPVDD</sub> = C<sub>HPVSS</sub> = C<sub>BIAS</sub> = 1μF. T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

| PARAMETER                            | SYMBOL           | CONDITIONS   | MIN   | TYP  | MAX  | UNITS |
|--------------------------------------|------------------|--|---|------|------|-------|
| Output Power                         | P <sub>OUT</sub> | THD+N = 1%, f = 1kHz   | R <sub>HP</sub> = 16Ω                                 | 37   |      | mW    |
|                                      |                  |  | R <sub>HP</sub> = 32Ω                                 | 30   |      |       |
| Channel-to-Channel Gain Tracking     |                  | T <sub>A</sub> = +25°C, HPL to HPR, HPLMIX = 0x01, HPRMIX = 0x02, IN_DIFF = 0                              |   | ±0.3 | ±2.5 | %     |
| Total Harmonic Distortion Plus Noise | THD+N            | P <sub>OUT</sub> = 10mW, f = 1kHz  | R <sub>HP</sub> = 32Ω                                 | 0.02 |      | %     |
|                                      |                  |  | R <sub>HP</sub> = 16Ω                                 | 0.03 | 0.1  |       |
| Signal-to-Noise Ratio                | SNR              | A-weighted, R <sub>HP</sub> = 16Ω, HPLMIX = 0x01, HPRMIX = 0x02, IN_DIFF = 0                               |   | 100  |      | dB    |
| Slew Rate                            | SR               |  |   | 0.35 |      | V/μs  |
| Capacitive Drive                     | CL               |  |   | 200  |      | pF    |
| Crosstalk                            |                  | HPL to HPR, HPR to HPL, f = 20Hz to 20kHz  |   | 68   |      | dB    |
| <b>ANALOG SWITCH</b>                 |                  |  |   |      |      |       |
| On-Resistance                        | R <sub>ON</sub>  | I <sub>NC</sub> = 20mA, V <sub>COM</sub> = 0V and PVDD, SWEN = 1   | T <sub>A</sub> = +25°C                                | 1.6  | 4    | Ω     |
|                                      |                  |  | T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub> |      | 5.2  |       |
| Total Harmonic Distortion Plus Noise | THD+N            | V <sub>DIFCOM</sub> = 2VP-P, V <sub>CMCOM</sub> = PVDD/2, f = 1kHz, SWEN = 1, Z <sub>SPK</sub> = 8Ω + 68μH | 10Ω in series with each switch                        | 0.05 |      | %     |
|                                      |                  |  | No series resistors                                   | 0.3  |      |       |
| Off-Isolation                        |                  | SWEN = 0, COM1 and COM2 to GND = 50Ω, f = 10kHz, referred to signal applied to OUTP and OUTN               |   | 90   |      | dB    |
| <b>PREAMPLIFIER</b>                  |                  |  |   |      |      |       |
| Gain                                 |                  | PGAIN_ = 000   | -6.5  | -6   | -5.5 | dB    |
|                                      |                  | PGAIN_ = 001   | -3.5  | -3   | -2.5 |       |
|                                      |                  | PGAIN_ = 010   | -0.5  | 0    | +0.5 |       |
|                                      |                  | PGAIN_ = 011   | 2.5   | 3    | 3.5  |       |
|                                      |                  | PGAIN_ = 100   | 5.5   | 6    | 6.5  |       |
|                                      |                  | PGAIN_ = 101   | 8.5   | 9    | 9.5  |       |
|                                      |                  | PGAIN_ = 110   | 17.5  | 18   | 18.5 |       |
| <b>VOLUME CONTROL</b>                |                  |  |   |      |      |       |
| Volume Level                         |                  | HP_VOL = 0x1F  | 5.5   | 6    | 6.5  | dB    |
|                                      |                  | HP_VOL = 0x00  | -68   | -64  | -60  |       |
|                                      |                  | SPKVOL = 0x3F  | 19  | 20   | -21  |       |
|                                      |                  | SPKVOL = 0x00  | -31   | -30  | -29  |       |

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = 1.8V, V<sub>PVDD</sub> = 3.7V, V<sub>GND</sub> = 0V. Input signal applied at INA configured single-ended, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB, speaker loads (Z<sub>SPK</sub>) connected between OUTP and OUTN. Headphone loads (R<sub>HP</sub>) connected from HPL or HPR to GND. SDA and SCL pullup voltage = 1.8V. Z<sub>SPK</sub> = ∞, R<sub>HP</sub> = ∞. C<sub>C1P-C1N</sub> = C<sub>HPVDD</sub> = C<sub>HPVSS</sub> = C<sub>BIAS</sub> = 1μF. T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

| PARAMETER                       | SYMBOL | CONDITIONS | MIN       | TYP | MAX | UNITS |
|---------------------------------|--------|------------|-----------|-----|-----|-------|
| Mute Attenuation                |        | f = 1kHz   | Speaker   | 100 |     | dB    |
|                                 |        |            | Headphone | 110 |     |       |
| Zero-Crossing Detection Timeout |        |            |           | 100 |     | ms    |
| <b>LIMITER</b>                  |        |            |           |     |     |       |
| Attack Time                     |        |            |           | 1   |     | ms    |
| Release Time Constant           |        | THDT1 = 0  |           | 1.4 |     | s     |
|                                 |        | THDT1 = 1  |           | 2.8 |     |       |

## DIGITAL I/O CHARACTERISTICS

(V<sub>PVDD</sub> = 3.7V, V<sub>GND</sub> = 0V. T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

| PARAMETER                               | SYMBOL           | CONDITIONS              | MIN                    | TYP | MAX                    | UNITS |
|---|------------------|-------------------------|------------------------|-----|------------------------|-------|
| <b>DIGITAL INPUTS (SDA, SCL)</b>        |                  |                         |                        |     |                        |       |
| Input Voltage High                      | V <sub>IH</sub>  |                         | 0.75 x V <sub>DD</sub> |     |                        | V     |
| Input Voltage Low                       | V <sub>IL</sub>  |                         |                        |     | 0.35 x V <sub>DD</sub> | V     |
| Input Hysteresis                        | V <sub>HYS</sub> |                         |                        | 200 |                        | mV    |
| Input Capacitance                       | C <sub>IN</sub>  |                         |                        | 10  |                        | pF    |
| Input Leakage Current                   | I <sub>IN</sub>  | T <sub>A</sub> = +25°C  |                        |     | ±1.0                   | μA    |
| <b>DIGITAL OUTPUTS (SDA Open Drain)</b> |                  |                         |                        |     |                        |       |
| Output Low Voltage                      | V <sub>OL</sub>  | I <sub>SINK</sub> = 3mA |                        |     | 0.4                    | V     |

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## I<sup>2</sup>C TIMING CHARACTERISTICS

(VPVDD = 3.7V, VGND = 0V. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)

| PARAMETER                                       | SYMBOL              | CONDITIONS | MIN                    | TYP | MAX | UNITS |
|---|---------------------|------------|------------------------|-----|-----|-------|
| Serial-Clock Frequency                          | f <sub>SCL</sub>    |            | 0                      |     | 400 | kHz   |
| Bus Free Time Between STOP and START Conditions | t <sub>BUF</sub>    |            | 1.3                    |     |     | μs    |
| Hold Time (REPEATED) START Condition            | t <sub>HD,STA</sub> |            | 0.6                    |     |     | μs    |
| SCL Pulse-Width Low                             | t <sub>LOW</sub>    |            | 1.3                    |     |     | μs    |
| SCL Pulse-Width High                            | t <sub>HIGH</sub>   |            | 0.6                    |     |     | μs    |
| Setup Time for a REPEATED START Condition       | t <sub>SU,STA</sub> |            | 0.6                    |     |     | μs    |
| Data Hold Time                                  | t <sub>HD,DAT</sub> |            | 0                      |     | 900 | ns    |
| Data Setup Time                                 | t <sub>SU,DAT</sub> |            | 100                    |     |     | ns    |
| SDA and SCL Receiving Rise Time                 | t <sub>R</sub>      | (Note 4)   | 20 + 0.1C <sub>B</sub> |     | 300 | ns    |
| SDA and SCL Receiving Fall Time                 | t <sub>F</sub>      | (Note 4)   | 20 + 0.1C <sub>B</sub> |     | 300 | ns    |
| SDA Transmitting Fall Time                      | t <sub>F</sub>      | (Note 4)   | 20 + 0.1C <sub>B</sub> |     | 300 | ns    |
| Setup Time for STOP Condition                   | t <sub>SU,STO</sub> |            | 0.6                    |     |     | μs    |
| Bus Capacitance                                 | C <sub>B</sub>      |            |                        |     | 400 | pF    |
| Pulse Width of Suppressed Spike                 | t <sub>SP</sub>     |            | 0                      |     | 50  | ns    |

**Note 1:** 100% production tested at TA = +25°C. Specifications over temperature limits are guaranteed by design.

**Note 2:** Amplifier inputs are AC-coupled to GND.

**Note 3:** Class D amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load.

**Note 4:** C<sub>B</sub> is in pF.




Figure 1. I<sup>2</sup>C Interface Timing Diagram


# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## Typical Operating Characteristics


(VLDOIN = VPVDD = 3.7V, VGND = VPGND = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (Z<sub>SPK</sub>) connected between OUTP and OUTN. Headphone loads (R<sub>HP</sub>) connected from HPL or HPR to GND. Z<sub>SPK</sub> = ∞, R<sub>HP</sub> = ∞. CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1μF. T<sub>A</sub> = +25°C, unless otherwise noted.)

MAX97001


**SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**SHUTDOWN CURRENT vs. SUPPLY VOLTAGE**




**SPEAKER VOLUME ATTENUATION vs. VOLUME CONTROL CODE**




**HEADPHONE VOLUME ATTENUATION vs. HP\_VOL CODE**




**THD+N vs. FREQUENCY**




**THD+N vs. FREQUENCY**




**THD+N vs. FREQUENCY**



**THD+N vs. OUTPUT POWER**












**THD+N vs. OUTPUT POWER**



# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## Typical Operating Characteristics (continued)

(V<sub>LDOIN</sub> = V<sub>PVDD</sub> = 3.7V, V<sub>GND</sub> = V<sub>PGND</sub> = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (Z<sub>SPK</sub>) connected between OUTP and OUTN. Headphone loads (R<sub>HP</sub>) connected from HPL or HPR to GND. Z<sub>SPK</sub> = ∞, R<sub>HP</sub> = ∞. CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1μF. T<sub>A</sub> = +25°C, unless otherwise noted.)






# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

MAX97001


## Typical Operating Characteristics (continued)

( $V_{LDIOIN} = V_{PVDD} = 3.7V$ ,  $V_{GND} = V_{PGND} = 0V$ . Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads ( $Z_{SPK}$ ) connected between OUTP and OUTN. Headphone loads ( $R_{HP}$ ) connected from HPL or HPR to GND.  $Z_{SPK} = \infty$ ,  $R_{HP} = \infty$ . CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1 $\mu$ F.  $T_A = +25^\circ C$ , unless otherwise noted.)


**POWER-SUPPLY REJECTION RATIO vs. FREQUENCY**




**POWER-SUPPLY REJECTION RATIO vs. SUPPLY VOLTAGE**




**IN-BAND OUTPUT SPECTRUM**




**IN-BAND OUTPUT SPECTRUM**




**WIDEBAND OUTPUT SPECTRUM**



**WIDEBAND OUTPUT SPECTRUM**



**SOFTWARE SHUTDOWN RESPONSE**




# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers


## Typical Operating Characteristics (continued)

(V<sub>LDOIN</sub> = V<sub>PVDD</sub> = 3.7V, V<sub>GND</sub> = V<sub>PGND</sub> = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (Z<sub>SPK</sub>) connected between OUTP and OUTN. Headphone loads (R<sub>HP</sub>) connected from HPL or HPR to GND. Z<sub>SPK</sub> = ∞, R<sub>HP</sub> = ∞. CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1μF. T<sub>A</sub> = +25°C, unless otherwise noted.)


**SOFTWARE TURN-ON RESPONSE**




**THD+N vs. FREQUENCY**




**THD+N vs. FREQUENCY**




**THD+N vs. OUTPUT POWER**




**THD+N vs. OUTPUT POWER**



**POWER DISSIPATION vs. OUTPUT POWER**



**OUTPUT POWER vs. LOAD RESISTANCE**










# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

MAX97001

## Typical Operating Characteristics (continued)

( $V_{LDOIN} = V_{PDD} = 3.7V$ ,  $V_{GND} = V_{PND} = 0V$ . Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads ( $Z_{SPK}$ ) connected between OUTP and OUTN. Headphone loads ( $R_{HP}$ ) connected from HPL or HPR to GND.  $Z_{SPK} = \infty$ ,  $R_{HP} = \infty$ .  $C_{C1P-C1N} = C_{HPVDD} = C_{HPVSS} = C_{BIAS} = 1\mu F$ .  $T_A = +25^\circ C$ , unless otherwise noted.)




# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers


## Typical Operating Characteristics (continued)

(VLDOIN = VPVDD = 3.7V, VGND = VPGND = 0V. Single-ended inputs, preamp gain = 0dB, HPLVOL = HPRVOL = SPKVOL = 0dB. Speaker loads (Z<sub>SPK</sub>) connected between OUTP and OUTN. Headphone loads (R<sub>HP</sub>) connected from HPL or HPR to GND. Z<sub>SPK</sub> = ∞, R<sub>HP</sub> = ∞. CC1P-C1N = CHPVDD = CHPVSS = CBIAS = 1μF. T<sub>A</sub> = +25°C, unless otherwise noted.)


SOFTWARE STARTUP RESPONSE




CLASS H OPERATION




THD+N vs. OUTPUT POWER



ON-RESISTANCE vs. V<sub>COM</sub>




BYPASS SWITCH OFF-ISOLATION



# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## Pin Configuration

**MAX97001**



## Pin Description

| PIN | NAME            | FUNCTION   |
|-----|-----------------|--|
| A1  | HPR             | Headphone Amplifier Left Output  |
| A2  | HPL             | Headphone Amplifier Right Output   |
| A3  | HPVSS           | Headphone Amplifier Negative Power Supply. Bypass with a 1μF capacitor to GND.               |
| A4  | C1P             | Charge-Pump Flying Capacitor Positive Terminal. Connect a 1μF capacitor between C1P and C1N. |
| A5  | C1N             | Charge-Pump Flying Capacitor Negative Terminal. Connect a 1μF capacitor between C1P and C1N. |
| B1  | BIAS            | Common-Mode Bias. Bypass to GND with a 1μF capacitor.  |
| B2  | SDA             | Serial-Data Input/Output. Connect a pullup resistor from SDA to DVDD.                        |
| B3  | SCL             | Serial-Clock Input. Connect a pullup resistor from SCL to DVDD.                              |
| B4  | V <sub>DD</sub> | Headphone Amplifier Supply. Bypass with a 1μF capacitor to GND.                              |
| B5  | HPVDD           | Headphone Amplifier Positive Power Supply. Bypass with a 1μF capacitor to GND.               |
| C1  | INA1            | Input A1. Left input or negative input.  |
| C2  | INA2            | Input A2. Right input or positive input.   |
| C3  | COM1            | Positive Bypass Switch Input   |
| C4  | COM2            | Negative Bypass Switch Input   |
| C5  | OUP             | Positive Speaker Output  |
| D1  | INB1            | Input B1. Left input or negative input.  |
| D2  | INB2            | Input B2. Right input or positive input.   |
| D3  | GND             | Analog Ground  |
| D4  | PVDD            | Class D Power Supply. Bypass with a 1μF capacitor to GND.                                    |
| D5  | OUTN            | Negative Speaker Output  |



# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## Detailed Description

The MAX97001 mono audio subsystem combines a mono speaker amplifier with a stereo headphone amplifier and an analog DPST switch. The high-efficiency, 700mW, Class D speaker amplifier operates directly from the battery and consumes no more than 1 $\mu$ A when in shutdown mode. The headphone amplifier utilizes a dual-mode charge pump and a Class H output stage to maximize efficiency while outputting a ground-referenced signal that does not require output-coupling capacitors. The headphone and speaker amplifiers have independent volume control and on/off control. The 4 inputs are configurable as 2 differential inputs or 4 single-ended inputs. All control is performed using the 2-wire I<sup>2</sup>C interface.

The speaker amplifier incorporates a distortion limiter to automatically reduce the volume level when excessive clipping occurs. This allows high gain for low-level signals without compromising the quality of large signals.

## Signal Path

The MAX97001 signal path consists of flexible inputs, signal mixing, volume control, and output amplifiers

(Figure 2). The inputs can be configured for single-ended or differential signals (Figure 3). The internal preamplifiers feature programmable gain settings using internal resistors and an external gain setting using a trimmed internal feedback resistor. The external option allows any desired gain to be selected. Following pre-amplification, the input signals are mixed, volume adjusted, and routed to the headphone and speaker amplifiers based on the desired configuration.

## Mixers

The MAX97001 features independent mixers for the left headphone, right headphone, and speaker paths. Each output can select any combination of any inputs. This allows for mixing two audio signals together and routing independent signals to the headphone and speaker amplifiers. If one of the inputs is not selected by either mixer, it is automatically powered down to save power.

## Class D Speaker Amplifier

The MAX97001 Class D speaker amplifier utilizes active emissions limiting and spread-spectrum modulation to minimize the EMI radiated by the amplifier.




Figure 2. Signal Path

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

MAX97001




Figure 3. Differential and Stereo Single-Ended Input Configurations

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## Ultra-Low EMI Filterless Output Stage

Traditional Class D amplifiers require the use of external LC filters or shielding in order to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim's active emissions limiting edge-rate control circuitry and spread-spectrum modulation reduces EMI emissions, while maintaining up to 87% efficiency. Maxim's spread-spectrum modulation

mode flattens wideband spectral components, while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The MAX97001's spread-spectrum modulator randomly varies the switching frequency by  $\pm 20\text{kHz}$  around the center frequency (250kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes (see Figure 4).




Figure 4. EMI with 15cm of Speaker Cable

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## Distortion Limiter

The MAX97001 speaker amplifiers integrate a limiter to provide speaker protection and audio compression. When enabled, the limiter monitors the audio signal at the output of the Class D speaker amplifier and decreases the gain if the distortion exceeds the predefined threshold. The limiter automatically tracks the battery voltage to reduce the gain as the battery voltage drops.

Figure 5 shows the typical output vs. input curves with and without the distortion limiter. The dotted line shows the maximum gain for a given distortion limit without the distortion limiter. The solid line shows how, with the distortion limiter enabled, the gain can be increased without exceeding the set distortion limit. When the limiter is enabled, selecting a high gain level results in peak signals being attenuated while low signals are left unchanged. This increases the perceived loudness without the harshness of a clipped waveform.

## Analog Switch

The MAX97001 integrates a DPST analog audio switch that connects COM1 and COM2 to OUTP and OUTN, respectively. Unlike discrete solutions, the switch design reduces coupling of Class D switching noise to the COM\_ inputs. This eliminates the need for a costly T-switch. Drive COM1 and COM2 with a low-impedance source to minimize noise on the pins. In applications that do not require the analog switch, leave COM1 and COM2 unconnected. When applying signal on COM1 and COM2, disable the Class D amplifier before closing the switch.

## Headphone Amplifier DirectDrive

Traditional single-supply headphone amplifiers have outputs biased at a nominal DC voltage (typically half the supply). Large coupling capacitors are needed to block this DC bias from the headphone. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone amplifier.

Maxim's DirectDrive® architecture uses a charge pump to create an internal negative supply voltage. This allows the headphone outputs of the MAX97001 to be biased at GND while operating from a single supply (Figure 6). Without a DC component, there is no need for the large DC-blocking capacitors. Instead of two large (220 $\mu$ F, typ) capacitors, the MAX97001 charge pump requires two small ceramic capacitors, conserving board space, reducing cost, and improving the frequency response of the headphone amplifier. See the Output Power




Figure 5. Limiter Gain Curve




Figure 6. Traditional Amplifier Output vs. MAX97001 DirectDrive Output

vs. Load Resistance graph in the *Typical Operating Characteristics* for details of the possible capacitor sizes. There is a low DC voltage on the amplifier outputs due to amplifier offset. However, the offset of the MAX97001 is typically  $\pm 0.6\text{mV}$ , which, when combined with a  $32\Omega$  load, results in less than  $50\mu\text{A}$  of DC current flow to the headphones.

*DirectDrive* is a registered trademark of Maxim Integrated Products, Inc.

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

In addition to the cost and size disadvantages of the DC-blocking capacitors required by conventional headphone amplifiers, these capacitors limit the amplifier's low-frequency response and can distort the audio signal. Previous attempts at eliminating the output-coupling capacitors involved biasing the headphone return (sleeve) to the DC-bias voltage of the headphone amplifiers. This method raises some issues:

- The sleeve is typically grounded to the chassis. Using the midrail biasing approach, the sleeve must be isolated from system ground, complicating product design.
- During an ESD strike, the amplifier's ESD structures are the only path to system ground. Thus, the amplifier must be able to withstand the full energy from an ESD strike.
- When using the headphone jack as a line out to other equipment, the bias voltage on the sleeve may conflict with the ground potential from other equipment, resulting in possible damage to the amplifiers.

## Charge Pump

The MAX97001's dual-mode charge pump generates both the positive and negative power supply for the headphone amplifier. To maximize efficiency, both the charge pump's switching frequency and output voltage change based on signal level.

When the input signal level is less than 10% of  $V_{DD}$  the switching frequency is reduced to a low rate. This minimizes switching losses in the charge pump. When the input signal exceeds 10% of  $V_{DD}$ , the switching frequency increases to support the load current.

For input signals below 25% of  $V_{DD}$ , the charge pump generates  $\pm(V_{DD}/2)$  to minimize the voltage drop across the amplifier's power stage and thus improves efficiency. Input signals that exceed 25% of  $V_{DD}$  cause the charge pump to output  $\pm V_{DD}$ . The higher output voltage allows for full output power from the headphone amplifier.

To prevent audible glitches when transitioning from the  $\pm(V_{DD}/2)$  output mode to the  $\pm V_{DD}$  output mode, the charge pump transitions very quickly. This quick change draws significant current from  $V_{DD}$  for the duration of the transition. The bypass capacitor on  $V_{DD}$  supplies the required current and prevent droop on  $V_{DD}$ .

The charge pump's dynamic switching mode can be turned off through the I<sup>2</sup>C interface. The charge pump can then be forced to output either  $\pm(V_{DD}/2)$  or  $\pm V_{DD}$  regardless of input signal level.

## Class H Operation

A Class H amplifier uses a Class AB output stage with power supplies that are modulated by the output signal. In the case of the MAX97001, two nominal power-supply differentials of 1.8V (+0.9V to -0.9V) and 3.6V (+1.8V to -1.8V) are available from the charge pump. Figure 7 shows the operation of the output voltage dependent power supply.

## Low-Power Mode

To minimize power consumption when using the headphone amplifier, enable the low-power mode. In this mode, the headphone mixers and volume control are bypassed and shutdown.

## I<sup>2</sup>C Slave Address

The MAX97001 uses a slave address of 0x9A or 1001101R/W. The address is defined as the 7 most significant bits (MSBs) followed by the read/write bit. Set the read/write bit to 1 to configure the MAX97001 to read mode. Set the read/write bit to 0 to configure the MAX97001 to write mode. The address is the first byte of information sent to the MAX97001 after the START (S) condition.




Figure 7. Class H Operation



# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

## I<sup>2</sup>C Registers

Nine internal registers program the MAX97001. Table 1 lists all of the registers, their addresses, and power-on-reset states. Register 0xFF indicates the device revision.

Write zeros to all unused bits in the register table when updating the register, unless otherwise noted. Tables 2–7 describe each bit.

MAX97001

**Table 1. Register Map**

| REGISTER           | B7                       | B6                       | B5     | B4     | B3     | B2    | B1    | B0    | ADDRESS | DEFAULT | R/W |
|--------------------|--------------------------|--------------------------|--------|--------|--------|-------|-------|-------|---------|---------|-----|
| <b>STATUS</b>      |                          |                          |        |        |        |       |       |       |         |         |     |
| Input Gain         | INADIFF                  | INBDIFF                  | PGAINA |        | PGAINB |       |       |       | 0x00    | 0x00    | R/W |
| Headphone Mixers   | HPLMIX                   |                          |        | HPRMIX |        |       |       |       | 0x01    | 0x00    | R/W |
| Speaker Mixer      | 0                        | 0                        | 0      | 0      | SPKMIX |       |       |       | 0x02    | 0x00    | R/W |
| Headphone Left     | $\overline{\text{ZCD}}$  | $\overline{\text{SLEW}}$ | HPLM   | HPLVOL |        |       |       |       | 0x03    | 0x00    | R/W |
| Headphone Right    | HPGAIN                   | 0                        | HPRM   | HPRVOL |        |       |       |       | 0x04    | 0x00    | R/W |
| Speaker            | FFM                      | SPKM                     | SPKVOL |        |        |       |       |       | 0x05    | 0x00    | R/W |
| Reserved           | 0                        | 0                        | 0      | 0      | 0      | 0     | 0     | 0     | 0x06    | 0x00    | R/W |
| Limiter            | THDCLP                   |                          |        |        | 0      | 0     | 0     | THDT1 | 0x07    | 0x00    | R/W |
| Power Management   | $\overline{\text{SHDN}}$ | LPMODE                   |        | SPKEN  | 0      | HPLEN | HPREN | BYPEN | 0x08    | 0x01    | R/W |
| Charge Pump        | 0                        | 0                        | 0      | 0      | 0      | 0     | CPSEL | FIXED | 0x09    | 0x00    | R/W |
| <b>REVISION ID</b> |                          |                          |        |        |        |       |       |       |         |         |     |
| Rev ID             | REV                      |                          |        |        |        |       |       |       | 0xFF    | 0x00    | R   |

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

Table 2. Input Register

| REGISTER | BIT    | NAME   | DESCRIPTION  |                   |
|----------|--------|--|--|-------------------|
| 0x00     | 7      | INADIFF  | <b>Input A Differential Mode.</b> Configures the input A channel as either a mono differential signal ( $INA = INA2 - INA1$ ) or as a stereo signal ( $INA1 = \text{left}$ , $INA2 = \text{right}$ ).<br>0 = Stereo single-ended<br>1 = Differential |                   |
|          | 6      | INBDIFF  | <b>Input B Differential Mode.</b> Configures the input B channel as either a mono differential signal ( $INB = INB2 - INB1$ ) or as a stereo signal ( $INB1 = \text{left}$ , $INB2 = \text{right}$ ).<br>0 = Stereo single-ended<br>1 = Differential |                   |
|          | 5      | PGAINA   | <b>Input A Preamp Gain.</b> Set the input gain to maximize output signal level for a given input signal range to improve the SNR of the system. PGAINA = 111 switches to a trimmed 20k $\Omega$ feedback resistor for external gain setting.         |                   |
|          | 4      |  | <b>VALUE</b>   | <b>LEVEL (dB)</b> |
|          |        |  | 000  | -6                |
|          |        |  | 001  | -3                |
|          |        |  | 010  | 0                 |
|          | 3      |  | 011  | 3dB               |
|          |        |  | 100  | 6                 |
|          |        |  | 101  | 9                 |
|          |        | 110  | 18   |                   |
|          |        | 111  | External   |                   |
| 2        | PGAINB | <b>Input B Preamp Gain.</b> Set the input gain to maximize output signal level for a given input signal range to improve the SNR of the system. PGAINB = 111 switches to a trimmed 20k $\Omega$ feedback resistor for external gain setting. |  |                   |
| 1        |        | <b>VALUE</b>   | <b>LEVEL (dB)</b>  |                   |
|          |        | 000  | -6   |                   |
|          |        | 001  | -3   |                   |
|          |        | 010  | 0  |                   |
| 0        |        | 011  | 3  |                   |
|          |        | 100  | 6  |                   |
|          |        | 101  | 9  |                   |
|          |        | 110  | 18   |                   |
|          |        | 111  | External   |                   |

# Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers

Mixers

MAX97001

Table 3. Mixer Registers

| REGISTER | BIT | NAME   | DESCRIPTION   |  |
|----------|-----|--------|---|--|
| 0x01     | 7   | HPLMIX | <b>Left Headphone Mixer.</b> Selects which of the four inputs is routed to the left headphone output.   |  |
|          | 6   |        | <b>VALUE</b>  | <b>INPUT</b>   |
|          | 5   |        | 0000  | No input   |
|          | 4   |        | xxx1<br>xx1x<br>x1xx<br>1xxx  | INA1 (disabled when INADIFF = 1)<br>INA2 (select when INADIFF = 1)<br>INB1 (disabled when INBDIFF = 1)<br>INB2 (select when INBDIFF = 1) |
|          | 3   | HPRMIX | <b>Right Headphone Mixer.</b> Selects which of the four inputs is routed to the right headphone output. |  |
|          | 2   |        | <b>VALUE</b>  | <b>INPUT</b>   |
|          | 1   |        | 0000  | No input   |
|          | 0   |        | xxx1<br>xx1x<br>x1xx<br>1xxx  | INA1 (disabled when INADIFF = 1)<br>INA2 (select when INADIFF = 1)<br>INB1 (disabled when INBDIFF = 1)<br>INB2 (select when INBDIFF = 1) |
| 0x02     | 3   | SPKMIX | <b>Speaker Mixer.</b> Selects which of the four inputs is routed to the speaker output.                 |  |
|          | 2   |        | <b>VALUE</b>  | <b>INPUT</b>   |
|          | 1   |        | 0000  | No input   |
|          | 0   |        | xxx1<br>xx1x<br>x1xx<br>1xxx  | INA1 (disabled when INADIFF = 1)<br>INA2 (select when INADIFF = 1)<br>INB1 (disabled when INBDIFF = 1)<br>INB2 (select when INBDIFF = 1) |