imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Memory FRAM

256 K (32 K \times 8) Bit I²C

MB85RC256V

■ DESCRIPTION

The MB85RC256V is an FRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words \times 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

Unlike SRAM, the MB85RC256V is able to retain data without using a data backup battery.

The read/write endurance of the nonvolatile memory cells used for the MB85RC256V has improved to be at least 10¹² cycles, significantly outperforming other nonvolatile memory products in the number.


The MB85RC256V does not need a polling sequence after writing to the memory such as the case of Flash memory or E²PROM.

■ FEATURES

 Bit configuration Two-wire serial interface Operating frequency Read/write endurance 	: 32,768 words \times 8 bits : Fully controllable by two ports: serial clock (SCL) and serial data (SDA). : 1 MHz (Max) : 10 ¹² times / byte
 Data retention 	: 10 years (+ 85 °C), 95 years (+ 55 °C), over 200 years (+ 35 °C)
 Operating power supply voltag 	e : 2.7 V to 5.5 V
 Low-power consumption 	: Operating power supply current 200 μA (Max @1 MHz)
	Standby current 27 µA (Typ)
Operation ambient temperature	e range
	: – 40 °C to + 85 °C
Package	: 8-pin plastic SOP (FPT-8P-M02)
-	8-pin plastic SOP (FPT-8P-M08)
	Both are RoHS compliant
	•



■ PIN ASSIGNMENT




■ PIN FUNCTIONAL DESCRIPTIONS

Pin Number	Pin Name	Functional Description
1 to 3	A0 to A2	Device Address pins The MB85RC256V can be connected to the same data bus up to 8 devices. Device addresses are used in order to identify each of these devices. Connect these pins to VDD pin or VSS pin externally. Only if the combination of VDD and VSS pins matches Device Address Code inputted from the SDA pin, the device operates. In the open pin state, A0, A1, and A2 pins are internally pulled-down and recognized as the "L" level.
4	VSS	Ground pin
5	SDA	Serial Data I/O pin This is an I/O pin which performs bidirectional communication for both memory address and writing/reading data. It is possible to connect multiple devices. It is an open drain output, so a pull-up resistor is required to be connected to the ex- ternal circuit.
6	SCL	Serial Clock pin This is a clock input pin for input/output timing serial data. Data is sampled on the rising edge of the clock and output on the falling edge.
7	WP	Write Protect pin When the Write Protect pin is the "H" level, the writing operation is disabled. When the Write Protect pin is the "L" level, the entire memory region can be overwritten. The reading operation is always enabled regardless of the Write Protect pin input level. The write protect pin is internally pulled down to VSS pin, and that is recognized as the "L" level (write enabled) when the pin is the open state.
8	VDD	Supply Voltage pin




BLOCK DIAGRAM



■ I²C (Inter-Integrated Circuit)

The MB85RC256V has the two-wire serial interface; the I²C bus, and operates as a slave device. The I²C bus defines communication roles of "master" and "slave" devices, with the master side holding the authority to initiate control. Furthermore, the I²C bus connection is possible where a single master device is connected to multiple slave devices in a party-line configuration. In this case, it is necessary to assign a unique device address to the slave device, the master side starts communication after specifying the slave to communicate by addresses.





■ I²C COMMUNICATION PROTOCOL

The I²C bus is a two wire serial interface that uses a bidirectional data bus (SDA) and serial clock (SCL). A data transfer can only be initiated by the master, which will also provide the serial clock for synchronization. The SDA signal should change while SCL is the "L" level. However, as an exception, when starting and stopping communication sequence, SDA is allowed to change while SCL is the "H" level.


Start Condition

To start read or write operations by the I²C bus, change the SDA input from the "H" level to the "L" level while the SCL input is in the "H" level.

Stop Condition

To stop the I²C bus communication, change the SDA input from the "L" level to the "H" level while the SCL input is in the "H" level. In the reading operation, inputting the stop condition finishes reading and enters the standby state. In the writing operation, inputting the stop condition finishes inputting the rewrite data and enters the standby state.

• Start Condition, Stop Condition



Note : At the write operation, the FRAM device does not need the programming wait time (twc) after issuing the Stop Condition.




ACKNOWLEDGE (ACK)

In the I²C bus, serial data including address or memory information is sent in units of 8 bits. The acknowledge signal indicates that every 8 bits of the data is successfully sent and received. The receiver side usually outputs the "L" level every time on the 9th SCL clock after each 8 bits are successfully transmitted and received. On the transmitter side, the bus is temporarily released to Hi-Z every time on this 9th clock to allow the acknowledge signal to be received and checked. During this Hi-Z released period, the receiver side pulls the SDA line down to indicate the "L" level that the previous 8 bits communication is successfully received.

In case the slave side receives Stop condition before sending or receiving the ACK "L" level, the slave side stops the operation and enters to the standby state. On the other hand, the slave side releases the bus state after sending or receiving the NACK "H" level. The master side generates Stop condition or Start condition in this released bus state.

Acknowledge timing overview diagram



DEVICE ADDRESS WORD (Slave address)

Following the start condition, the master inputs the 8 bits device address word to start l^2C communication. The device address word (8 bits) consists of a device Type code (4 bits), device address code (3 bits), and a read/write code (1 bit).

• Device Type Code (4 bits)

The upper 4 bits of the device address word are a device type code that identifies the device type, and are fixed at "1010" for the MB85RC256V.


• Device Address Code (3 bits)

Following the device type code, the 3 bits of the device address code are input in order of A2, A1, and A0. The device address code identifies one device from up to eight devices connected to the bus. Each MB85RC256V is given a unique 3 bits code on the device address pin (external hardware pin A2, A1, and A0). The slave only responds if the received device address code is equal to this unique 3 bits code.

• Read/Write Code (1 bit)

The 8th bit of the device address word is the R/W (read/write) code. When the R/W code is "0", a write operation is enabled, and the R/W code is "1", a read operation is enabled for the MB85RC256V.

It turns to a stand-by state if the device code is not "1010" or device address code does not equal to pins A2, A1, and A0.



• Device Address Word

■ DATA STRUCTURE

In the I²C bus, the acknowledge "L" level is output on the 9th bit by a slave, after the 8 bits of the device address word following the start condition are input by a master. After confirming the acknowledge response by the master, the master outputs 8 bits \times 2 memory address to the slave. When the each memory address input ends, the slave again outputs the acknowledge "L" level. After this operation, the I/O data follows in units of 8 bits, with the acknowledge "L" level output after every 8 bits.

It is determined by the R/W code whether the data line is driven by the master or the slave. However, the clock line shall be driven by the master. For a write operation, the slave will accept 8 bits from the master, then send an acknowledge. If the master detects the acknowledge, the master will transfer the next 8 bits. For a read operation, the slave will place 8 bits on the data line, then wait for an acknowledge from the master.

■ FRAM ACKNOWLEDGE -- POLLING NOT REQUIRED

The MB85RC256V performs the high speed write operations, so any waiting time for an ACK polling* does not occur.

*: In E²PROM, the Acknowledge Polling is performed as a progress check whether rewriting is executed or not. It is normal to judge by the 9th bit of Acknowledge whether rewriting is performed or not after inputting the start condition and then the device address word (8 bits) during rewriting.

■ WRITE PROTECT (WP)

The entire memory array can be write protected using the Write Protect pin. When the Write Protect pin is set to the "H" level, the entire memory array will be write protected. When the Write Protect pin is the "L" level, the entire memory array will be rewritten. Reading is allowed regardless of the WP pin's "H" level or "L" level.


Note : The Write Protect pin is pulled down internally to the VSS pin, therefore if the Write Protect pin is open, the pin status is detected as the "L" level (write enabled).



COMMAND

Byte Write


If the device address word (R/W "0" input) is sent following the start condition, the slave responds with an ACK. After this ACK, write addresses and data are sent in the same way, and the write ends by generating a stop condition at the end.



Note : In the MB85RC256V, input "0" to the most significant bit of the higher address byte because the address is expressed with 15 bits.

Page Write

If additional 8 bits are continuously sent after the same command (except stop condition) as Byte Write, a page write is performed. The memory address rolls over to first memory address (0000H) at the end of the address. Therefore, if more than 32 Kbytes are sent, the data is overwritten in order starting from the start of the memory address that was written first. Because FRAM performs the high-speed write operations, the data will be written to FRAM right after the ACK response finished.



Note : It is not necessary to take a period for internal write operation cycles from the buffer to the memory after the stop condition is generated.

· Current Address Read

When the previous write or read operation finishes successfully up to the stop condition and assumes the last accessed address is "n", then the address at "n+1" is read by sending the following command unless turning the power off. If the memory address is last address, the address counter will roll over to 0000_{H} . The current address in memory address buffer is undefined immediately after the power is turned on.

	Access from master
(n+1) address	Access from slave
S 1 0 1 0 A2 A1 A0 1 A Read Data 8bits N P	S Start Condition
	P Stop Condition
	A ACK (SDA is the "L" level)
	N NACK (SDA is the "H" level)

· Random Read


The one byte of data from the memory address saved in the memory address buffer can be read out synchronously to SCL by specifying the address in the same way as for a write, and then issuing another start condition and sending the Device Address Word (R/W "1" input).

The final NACK (SDA is the "H" level) is issued by the receiver that receives the data. In this case, this bit is issued by the master side.

S	1	0	1	0 A	2 A	1 A	.0	0	A	Address High 8bits	A	Address Low 8bits	A	S	1	0	1	0 A2	A1	A0	1	A	Read Data 8bits	N	P
] A	cce	ess	fro	om master		
]A	cce	ss	fro	m slave		
																		S	s	tart	Сс	ondi	tion		
																		Ρ] s	top	Со	ndi	tion		
	A ACK (SDA is the "L" level)																								
																		Ν	N	AC	K (SD	A is the "H" I	evel	I)

Sequential Read

Data can be received continuously following the Device address word (R/W "1" input) after specifying the address in the same way as for Random Read. If the read reaches the end of address, the internal read address automatically rolls over to first memory address 0000_{H} and keeps reading.



Device ID

The Device ID command reads fixed Device ID. The size of Device ID is 3 bytes and consists of manufacturer ID and product ID. The Device ID is read-only and can be read out by following sequences.

- a) The master sends the Reserved Slave ID F8 ${\mbox{\tiny H}}$ after the START condition.
- b) The master sends the device address word after the ACK response from the slave. In this device address word, R/W code are "Don't care" value.
- c) The master re-sends the START condition followed by the Reserved Slave ID F9_H after the ACK response from the slave.
- d) The master read out the Device ID succeedingly in order of Data Byte 1st / 2nd / 3rd after the ACK response from the slave.
- e) The master responds the NACK (SDA is the "H" level) after reading 3 bytes of the Device ID. In case the master respond the ACK after reading 3 bytes of the Device ID, the master re-reading the Device ID from the 1st byte.


S Reserved Slave ID A 1 0 1 0 A2A1 (F8 _H)	A0 <mark>R</mark> A S Reservice Slave (F9)	ID A Data Byte	A Data Byte A Data Byte N P				
Access from master							
			Access from slave				
			S Start Condition				
			P Stop Condition				
			A ACK (SDA is the "L" level))			
			N NACK (SDA is the "H" leve	əl)			
Data Byte 1st	Data B	yte 2nd	Data Byte 3rd				
Manufacture ID = 0	0A _H		Product ID = 510_{H}				
11 10 9 8 7 6 5 4	3 2 1 0	11 10 9 8	7 6 5 4 3 2 1 0				
Fujitsu Semiconduct	Fujitsu SemiconductorDensity = 5 _H Proprietary use						
0 0 0 0 0 0 0 0 0	1 0 1 0	0 1 0 1	0 0 0 1 0 0 0 0				

■ SOFTWARE RESET SEQUENCE OR COMMAND RETRY

In case the malfunction has occurred after power on, the master side stopped the I²C communication during processing, or unexpected malfunction has occurred, execute the following (1) software recovery sequence just before each command, or (2) retry command just after failure of each command.

(1) Software Reset Sequence

Since the slave side may be outputting "L" level, do not force to drive "H" level, when the master side drives the SDA port. This is for preventing a bus conflict. The additional hardware is not necessary for this software reset sequence.



(2) Command Retry

Command retry is useful to recover from failure response during I²C communication.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ra	Unit	
Faidilielei	Symbol	Min	Max	Unit
Power supply voltage*	Vdd	- 0.5	+6.0	V
Input voltage*	VIN	- 0.5	$V_{\text{DD}} + 0.5 \ (\le 6.0)$	V
Output voltage*	Vout	- 0.5	$V_{\text{DD}} + 0.5 \ (\le 6.0)$	V
Operation ambient temperature	Та	- 40	+ 85	°C
Storage temperature	Tstg	- 55	+ 125	°C

*: These parameters are based on the condition that VSS is 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit			
Faiametei	Symbol	Min	Тур	Max	Onit	
Power supply voltage*	Vdd	2.7		5.5	V	
"H" level input voltage*	VIH	$V_{\text{DD}} imes 0.8$	—	5.5	V	
"L" level input voltage*	VIL	Vss	—	$V_{\text{DD}} imes 0.2$	V	
Operation ambient temperature	TA	- 40		+ 85	°C	

*: These parameters are based on the condition that VSS is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

			、			,
Parameter	Symbol	Condition			Unit	
Faialletei	Symbol	Condition	Min	Тур	Max	Unit
Input leakage current*1	I u	$V_{IN} = 0 V to V_{DD}$			1	μΑ
Output leakage current*2	Ilo	$V_{OUT} = 0 V to V_{DD}$			1	μΑ
Operating power supply	DD	SCL = 400 kHz		—	130	μΑ
current	UU	SCL = 1000 kHz		—	200	μΑ
Standby current	lsв	SCL, SDA = V_{DD} WP = 0 V or V_{DD} or Open Under Stop Condition		27 T _A = + 25 °C	56 T _A = + 85 °C	μA
"L" level output voltage	Vol	lo∟ = 3 mA	_	—	0.4	V
Input resistance for	Rin	$V_{IN} = V_{IL} (Max)$	50			kΩ
WP, A0, A1, and A2 pins	T UN	$V_{IN} = V_{IH}$ (Min)	1			MΩ

*1: Applicable pin: SCL,SDA

*2: Applicable pin: SDA



2. AC Characteristics

		Value							
Parameter	Symbol		DARD DE	FAST	MODE	FAST PL	Unit		
		Min	Max	Min	Max	Min	Max		
SCL clock frequency	FSCL	0	100	0	400	0	1000	kHz	
Clock high time	Тнідн	4000		600	_	400		ns	
Clock low time	TLOW	4700		1300	_	600		ns	
SCL/SDA rising time	Tr		1000		300	_	300	ns	
SCL/SDA falling time	Tf		300		300	_	100	ns	
Start condition hold	Thd:sta	4000		600	_	250		ns	
Start condition setup	TSU:STA	4700		600		250		ns	
SDA input hold	THD:DAT	0		0	_	0		ns	
SDA input setup	TSU:DAT	250		100		100		ns	
SDA output hold	TDH:DAT	0		0	_	0		ns	
Stop condition setup	Tsu:sto	4000		600		250		ns	
SDA output access after SCL falling	ΤΑΑ		3000		900		550	ns	
Pre-charge time	TBUF	4700		1300		500		ns	
Noise suppression time (SCL and SDA)	Tsp		50		50		50	ns	

AC characteristics were measured under the following measurement conditions.

Power supply voltage	: 2.7 V to 5.5 V
Operation ambient temperature	: – 40 °C to $$ + 85 °C
Input voltage magnitude	: Vdd \times 0.2 to Vdd \times 0.8
Input rising time	: 5 ns
Input falling time	: 5 ns
Input judge level	: V _{DD} /2
Output judge level	: Vdd/2


MB85RC256V


3. AC Timing Definitions TSU:DAT THD:DAT Vін Vін Vін VIH Vін SCL Stop Start VIL VIL VIL VIL VIL VIH VIH VIH VIH SDA VIL VIL VIL VIL T_{SU:STO} TSU:STA THD:STA T Tf Thigh TLOW Vін Vін VIH Vін SCL Stop Start VIL VIL VIL VIL VIH Vін VIH Ин SDA VIL VIL VIL VIL TBUF Tr T_{sp} T_{DH:DAT} ΤΑΑ VIH SCL Vı∟ VIL VIH VIH Valid SDA VIL VIL VIL 1/FSCL

4. Pin Capacitance

Parameter	Symbol	Conditions		Value		Unit	
Farameter	Symbol	Conditions	Min	Тур	Max	Unit	
I/O capacitance	Cı/o	$V_{\text{DD}} = V_{\text{IN}} = V_{\text{OUT}} = 0 V,$	—		15	pF	
Input capacitance	Cin	$f = 1 \text{ MHz}, T_A = +25 ^{\circ}\text{C}$			15	pF	

5. AC Test Load Circuit





Parameter	Symbol	Va	Unit	
Faiametei	Symbol	Min	Max	Onit
SDA, SCL level hold time during power down	tpd	85	—	ns
SDA, SCL level hold time during power up	tpu	85		ns
Power supply rising time	tr	0.5	50	ms
Power supply falling time	tf	0.5	50	ms

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

■ FRAM CHARACTERISTICS

Item	Min	Max	Unit	Parameter
Read/Write Endurance*1	10 ¹²		Times/byte Operation Ambient Temperature T _A = +85	
	10			Operation Ambient Temperature $T_A = +85 \ ^{\circ}C$
Data Retention*2	95		Years	Operation Ambient Temperature $T_A = +55 \text{ °C}$
	≥ 200			Operation Ambient Temperature $T_A = +35 \text{ °C}$

*1 : Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

*2 : Minimun values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

■ NOTE ON USE


- Data written before performing IR reflow is not guaranteed after IR reflow.
- During the access period from the start condition to the stop condition, keep the level of WP, A0, A1, and A2 pins to the "H" level or the "L" level.



■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥ 2000 V
ESD MM (Machine Model) JESD22-A115 compliant		≥ 200 V
ESD CDM (Charged Device Model) JESD22-C101 compliant		—
Latch-Up (I-test) JESD78 compliant	MB85RC256VPNF-G-JNE1	
Latch-Up (V _{supply} overvoltage test) JESD78 compliant		_
Latch-Up (Current Method) Proprietary method		_
Latch-Up (C-V Method) Proprietary method		≥ 200 V


· Current method of Latch-Up Resistance Test



Note : The voltage V_{IN} is increased gradually and the current I_{IN} of 300 mA at maximum shall flow. Confirm the latch up does not occur under I_{IN} = \pm 300 mA. In case the specific requirement is specified for I/O and I_{IN} cannot be 300 mA, the voltage shall be

In case the specific requirement is specified for I/O and I_{IN} cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

• C-V method of Latch-Up Resistance Test



Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.

Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.


ĨTSU

FU

■ REFLOW CONDITIONS AND FLOOR LIFE

Item	Condition			
Method	IR (infrared reflow), Convection			
Times	2			
Floor life	Before unpacking	Please use within 2 years after production.		
	From unpacking to 2nd reflow	Within 8 days		
	In case over period of floor life	Baking with 125 °C+/-3 °C for 24hrs+2hrs/-0hrs is required. Then please use within 8 days. (Please remember baking is up to 2 times)		
Floor life condition	Between 5 °C and 30 °C and also below 70%RH required. (It is preferred lower humidity in the required temp range.)			

Reflow Profile



RESTRICTED SUBSTANCES

This product complies with the regulations below (Based on current knowledge as of November 2011).

- EU RoHS Directive (2002/95/EC)
- China RoHS (Administration on the Control of Pollution Caused by Electronic Information Products (电子信息产品污染控制管理办法))
- Vietnam RoHS (30/2011/TT-BCT)

Restricted substances in each regulation are as follows.

Substances	Threshold	Contain status*	
Lead and its compounds	1,000 ppm	О	
Mercury and its compounds	1,000 ppm	О	
Cadmium and its compounds	100 ppm	О	
Hexavalent chromium compound	1,000 ppm	О	
Polybrominated biphenyls (PBB)	1,000 ppm	О	
Polybrominated diphenyl ethers (PBDE)	1,000 ppm	О	


* : The mark of "O" shows below a threshold value.


■ ORDERING INFORMATION

Part number	Package	Shipping form	Minimum shipping quantity	
MB85RC256VPNF-G-JNE1	8-pin, plastic SOP (FPT-8P-M02)	Tube	1	
MB85RC256VPNF-G-JNERE1	8-pin, plastic SOP (FPT-8P-M02)	Embossed Carrier tape	1500	
MB85RC256VPF-G-JNE2	8-pin, plastic SOP (FPT-8P-M08)	Tube	1	
MB85RC256VPF-G-JNERE2	8-pin, plastic SOP (FPT-8P-M08)	Embossed Carrier tape	2000	



■ PACKAGE DIMENSION






ITSU


Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

MB85RC256V


(Continued)






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

MARKING






FUJITSU

PACKING INFORMATION

1. Tube

1.1 Tube Dimensions (FPT-8P-M02)

Tube/stopper shape



Tube cross-sections and Maximum quantity

		Maximum quantity		
Package form	Package code	pcs/ tube	pcs/inner box	pcs/outer box
SOP, 8, plastic (2)	FPT-8P-M02	95	7600	30400
©2006-2010 FUJITSU SEMICONDUCTOR LIMITED F08008-SET1-PET:FJ99L-0022-E0008-1-K-3				
t = 0.5 Transparent polyethylene terephthalate				

(Dimensions in mm)

