imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Memory FRAM

256 K (32 K × 8) Bit SPI

MB85RS256B

■ DESCRIPTION

MB85RS256B is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words \times 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS256B adopts the Serial Peripheral Interface (SPI).


The MB85RS256B is able to retain data without using a back-up battery, as is needed for SRAM. The memory cells used in the MB85RS256B can be used for 10¹² read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM. MB85RS256B does not take long time to write data like Flash memories or E²PROM, and MB85RS256B takes no wait time.

■ FEATURES

 Bit configuration 	: 32,768 words $ imes$ 8 bits				
 Serial Peripheral Interface 	: SPI (Serial Peripheral Interfac	ce)			
	Correspondent to SPI mode 0 $(0, 0)$ and mode 3 $(1, 1)$				
 Operating frequency 	: All commands except READ	33 MHz (Max)			
	READ command	25 MHz (Max)			
 High endurance 	: 10 ¹² times / byte				
 Data retention 	: 10 years (+ 85 °C), 95 years ((+ 55 °C), over 200 years (+ 35 °C)			
 Operating power supply voltage 	: 2.7 V to 3.6 V				
 Low power consumption 	: Operating power supply current	nt 6 mA (Typ@33 MHz)			
	Standby current 9 μ A (Typ)				
Operation ambient temperature ra	ange : -40 °C to +85 °C				
 Package 	: 8-pin plastic SOP (FPT-8P-M02)				
	RoHS compliant				



■ PIN ASSIGNMENT




■ PIN FUNCTIONAL DESCRIPTIONS

Pin No.	Pin Name	Functional description
1	CS	Chip Select pin This is an input pin to make chip select. When \overline{CS} is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When \overline{CS} is "L" level, device is in select (active) status. \overline{CS} has to be "L" level before inputting op-code.
3	WP	Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with WP and WPEN. See "■ WRITING PROTECT" for detail.
7	HOLD	Hold pin This pin is used to interrupt serial input/output without making chip deselect. When HOLD is "L" level, hold operation is activated, SO becomes High-Z, and SCK and SI be- come do not care. While the hold operation, \overline{CS} shall be retained "L" level.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FRAM memory cell array and status register are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	GND	Ground pin


MB85RS256B

■ BLOCK DIAGRAM






SPI MODE



■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS256B works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



■ STATUS REGISTER

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FRAM). WPEN protects writing to a status register (refer to "■ WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible.
6 to 4	_	Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible, and "000" is written before shipment. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines size of write
2	BP0	protect block for the WRITE command (refer to "■ BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.
1	WEL	Write Enable Latch This indicates FRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. After power ON. After WRDI command recognition. At the rising edge of CS after WRSR command recognition. At the rising edge of CS after WRITE command recognition.
0	0	This is a bit fixed to "0".

■ OP-CODE

MB85RS256B accepts 8 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If \overline{CS} is risen while inputting op-code, the command are not performed.


Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110в
WRDI	Reset Write Enable Latch	0000 0100в
RDSR	Read Status Register	0000 0101в
WRSR	Write Status Register	0000 0001в
READ	Read Memory Code	0000 0011в
WRITE	Write Memory Code	0000 0010в
RDID	Read Device ID	1001 1111в
FSTRD	Fast Read Memory Code	0000 1011в



■ COMMAND


• WREN

The WREN command sets WEL (Write Enable Latch) . WEL shall be set with the WREN command before writing operation (WRSR command and WRITE command) . WREN command is applicable to "Up to 33 MHz operation".




• WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRSR command and WRITE command) are not performed when WEL is reset. WRDI command is applicable to "Up to 33 MHz operation".




• RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid during this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of \overline{CS} . RDSR command is applicable to "Up to 33 MHz operation".




• WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to "0" and cannot be written. The SI value corresponding to bit 0 is ignored. The WP signal level shall be fixed before performing WRSR command, and do not change the WP signal level until the end of command sequence. WRSR command is applicable to "Up to 33 MHz operation".




• READ

The READ command reads FRAM memory cell array data. Arbitrary 16 bits address and op-code of READ are input to SI. The most significant address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When \overline{CS} is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before \overline{CS} rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely. READ command is applicable to "Up to 25 MHz operation".




• WRITE

The WRITE command writes data to FRAM memory cell array. WRITE op-code, arbitrary 16 bits of address and 8 bits of writing data are input to SI. The most significant address bit is invalid. When 8 bits of writing data is input, data is written to FRAM memory cell array. Risen \overline{CS} will terminate the WRITE command. However if you continue sending the writing data for 8 bits each before \overline{CS} rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle keeps on infinitely. WRITE command is applicable to "Up to 33MHz operation".



• FSTRD

The FSTRD command reads FRAM memory cell array data. Arbitrary 16 bits address and op-code of FSTRD are input to SI followed by 8 bits dummy. The most significant address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. The FSTRD command is finished by \overline{CS} rising. By sending clocks to SCK continuously in unit of 8 cycles, continuous reading with automatic address increment is enabled. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely. FSTRD command is applicable to "Up to 33 MHz operation".



• RDID

The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid during this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until CS is risen. RDID command is applicable to "Up to 33 MHz operation".

cs										/
SCK (, ,, _,					35 36 37 38 39					
	1 1	1 1	1	Inva	alid	- 				
SO High-Z			(31) MS	Data (30)(29 B	\sim		<u>)</u> 8)	$\neg -$	Data () (5) (-	$\frac{4 \times 3 \times 2 \times 1 \times 0}{\text{LSB}}$
				b	it]	
	7	6	5	4	3	2	1	0	Hex	
Manufacturer ID	0	0	0	0	0	1	0	0		Fujitsu
Continuation code	0	1	1	1	1	1	1	1	7 Fн	
	Prop	rietary	/ use		[Densit	у		Hex	
Product ID (1st Byte)	0	0	0	0	0	1	0	1	05н	Density: 00101 _B = 256Kbit
			Pi	roprie	tary u	se			Hex	
Product ID (2nd Byte)	0	0	0	0	1	0	0	1	09н	

BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

BP1	BP0	Protected Block
0	0	None
0	1	6000н to 7FFFн (upper 1/4)
1	0	4000н to 7FFFн (upper 1/2)
1	1	0000н to 7FFFн (all)


WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, \overline{WP} as shown in the table.

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	Х	Х	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

■ HOLD OPERATION

Hold status is retained without aborting a command if HOLD is "L" level while CS is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a HOLD pin input is transited to the hold condition as shown in the diagram below. In case the HOLD pin transited to "L" level when SCK is "L" level, return the HOLD pin to "H" level at SCK being "L" level. In the same manner, in case the HOLD pin transited to "L" level when SCK is "H" level when SCK is "H" level when SCK is "H" level when SCK being "L" level. In the same manner, in case the HOLD pin transited to "L" level when SCK is "H" level, return the HOLD pin to "H" level at SCK being "L" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). If CS is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Unit
Power supply voltage*	Vdd	- 0.5	+ 4.0	V
Input voltage*	VIN	- 0.5	V _{DD} + 0.5	V
Output voltage*	Vout	- 0.5	V _{DD} + 0.5	V
Operation ambient temperature	TA	- 40	+ 85	°C
Storage temperature	Tstg	- 55	+ 125	°C

*:These parameters are based on the condition that Vss is 0 V.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Falametei	Symbol	Min	Тур	Max	Om
Power supply voltage ^{*1}	Vdd	2.7	3.3	3.6	V
Operation ambient temperature ^{*2}	TA	- 40		+ 85	°C

*1: These parameters are based on the condition that $V_{\rm SS}$ is 0 V.

*2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition		Value		Unit
Farameter			Min	Тур	p Max	
Input leakage current*1	I u	$V_{\text{IN}}=0 \ V \ to \ V_{\text{DD}}$	—	—	10	μΑ
Output leakage current*2	I LO	$V_{OUT} = 0 V to V_{DD}$			10	μA
		SCK = 1 MHz		0.2	—	mA
Operating power supply current	ldd	SCK = 10 MHz		1.55	—	mA
		SCK = 25 MHz		3.8	5	mA
		SCK = 33 MHz		5	6	mA
Standby current	lsв	All inputs V_{SS} or SCK = SI = \overline{CS} = V_{DD}		9	50	μA
Input high voltage	VIH	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	$V_{\text{DD}} \times 0.8$		V _{DD} + 0.5	V
Input low voltage	Vı∟	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	- 0.5		+ 0.6	V
Output high voltage	Vон	Iон = −2 mA	$V_{\text{DD}} \times 0.8$			V
Output low voltage	Vol	lo∟ = 2 mA			0.4	V

*1 : Applicable pin : \overline{CS} , \overline{WP} , \overline{HOLD} , SCK, SI

*2 : Applicable pin : SO



2. AC Characteristics

		Value					
Parameter	Parameter Symbol		Iz operation	Up to 33MH	Unit		
		Min	Max	Min	Max		
SCK clock frequency	fск	0	25	0	33	MHz	
Clock high time	tсн	20	—	15	_	ns	
Clock low time	tc∟	20	—	15	_	ns	
Chip select set up time	tcsu	10	—	10		ns	
Chip select hold time	tсsн	10	—	10	_	ns	
Output disable time	top		20		20	ns	
Output data valid time	todv	_	18		13	ns	
Output hold time	tон	0	—	0	_	ns	
Deselect time	to	60	—	40	_	ns	
Data in rising time	tR	_	50		50	ns	
Data falling time	t⊧	—	50		50	ns	
Data set up time	tsu	5	—	5	_	ns	
Data hold time	tн	5	—	5	_	ns	
HOLD set up time	tнs	10	—	10	_	ns	
HOLD hold time	tнн	10	—	10	_	ns	
HOLD output floating time	tнz	—	20	_	20	ns	
HOLD output active time	t∟z		20		20	ns	


* : All commands except READ are applicable to "Up to 33 MHz operation". READ command is applicable to "Up to 25MHz operation".

AC Test Condition

Power supply voltage	: 2.7 V to 3.6 V
Operation ambient temperature	: $-40 \degree C$ to $+85 \degree C$
Input voltage magnitude	: 0.3 V to 2.7 V
Input rising time	: 5 ns
Input falling time	: 5 ns
Input judge level	: Vdd/2
Output judge level	: V _{DD} /2

MB85RS256B

AC Load Equivalent Circuit




3. Pin Capacitance


Parameter	Symbol	Condition	Va	Unit	
Farameter	Symbol	Condition	Min	Max	Unit
Output capacitance	Co	$V_{DD} = V_{IN} = V_{OUT} = 0 V,$		10	pF
Input capacitance	Cı	f = 1 MHz, T _A = +25 °C		10	pF

■ TIMING DIAGRAM






Hold Timing



POWER ON/OFF SEQUENCE

If V_{DD} falls down below 2.0 V, V_{DD} is required to be started from 1.0 V or less to prevent malfunctions when the power is turned on again (see the figure below).



Parameter	Symbol	Val	Value	
Falancici	Symbol	Min	Max	Unit
CS level hold time at power OFF	tpd	200	_	ns
CS level hold time at power ON	tpu	85	_	ns
Power supply rising time	tr	0.05	200	ms

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

■ FRAM CHARACTERISTICS

Item	Min	Max	Unit	Parameter
Read/Write Endurance*1	10 ¹²	_	Times/byte	Operation Ambient Temperature $T_A = +85 \ ^{\circ}C$
	10	_		Operation Ambient Temperature $T_A = +85 \ ^{\circ}C$
Data Retention*2	95		Years	Operation Ambient Temperature $T_A = +55 \ ^{\circ}C$
	≥ 200			Operation Ambient Temperature $T_A = +35 \ ^{\circ}C$

*1 : Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

*2 : Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

NOTE ON USE


We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.




■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥ 2000 V
ESD MM (Machine Model) JESD22-A115 compliant	_	≥ 200 V
ESD CDM (Charged Device Model) JESD22-C101 compliant		
Latch-Up (I-test) JESD78 compliant	MB85RS256BPNF-G-JNE1	_
Latch-Up (V _{supply} overvoltage test) JESD78 compliant		
Latch-Up (Current Method) Proprietary method		
Latch-Up (C-V Method) Proprietary method		≥ 200 V

• Current method of Latch-Up Resistance Test



Note : The voltage V_{IN} is increased gradually and the current I_{IN} of 300 mA at maximum shall flow. Confirm the latch up does not occur under I_{IN} = ± 300 mA. In case the specific requirement is specified for I/O and I_{IN} cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement. · C-V method of Latch-Up Resistance Test



Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

■ REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)

■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.

■ ORDERING INFORMATION


Part number	Package	Shipping form	Minimum shipping quantity
MB85RS256BPNF-G-JNE1	8-pin plastic SOP (FPT-8P-M02)	Tube	*
MB85RS256BPNF-G-JNERE1	8-pin plastic SOP (FPT-8P-M02)	Embossed Carrier tape	1500


*: Please contact our sales office about minimum shipping quantity.



MB85RS256B


■ PACKAGE DIMENSION







■ MARKING






■ PACKING INFORMATION

1. Tube

1.1 Tube Dimensions

Tube/stopper shape





Tube cross-sections and Maximum quantity

		Maximum quantity			
Package form	Package code	pcs/ tube	pcs/inner box	pcs/outer box	
SOP, 8, plastic (2)	FPT-8P-M02	95	7600	30400	
©2006-2010 FUJITSU SEMICONDUCTOR LIMITED F08008-SET1-PET:FJ99L-0022-E0008-1-K-3					
t = 0.5 Transparent polyethylene terephthalate					

(Dimensions in mm)







*1: For a product of witch part number is suffixed with "E1", a " G 🛞 " marks is display to the moisture barrier bag and the inner boxes.

*2: The space in the outer box will be filled with empty inner boxes, or cushions, etc.

*3: Please refer to an attached sheet about the indication label.


Note: The packing specifications may not be applied when the product is delivered via a distributor.

1.3 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
(3N)2 XXXXXXXXX XXXXXX (3N)2 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Label II-A: Label on Outer box [D Label] (100mm \times 100mm)



Label II-B: Outer boxes product indicate

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	art number)		
(Lot Number) XXXX-XXX XXXX-XXX	(Count) X箱 X箱 計	(Quantity) XXX 個 XXX 個 XXX 個	

Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

Г