Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Memory FRAM

64 K (8 K × 8) Bit SPI

MB85RS64V

■ DESCRIPTION

MB85RS64V is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of 8,192 words × 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS64V adopts the Serial Peripheral Interface (SPI).

The MB85RS64V is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85RS64V can be used for 10^{12} read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E^2PROM.

MB85RS64V does not take long time to write data like Flash memories or E^2PROM, and MB85RS64V takes no wait time.

■ FEATURES

- Bit configuration : 8,192 words × 8 bits
- Serial Peripheral Interface : SPI (Serial Peripheral Interface)
  Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)
- Operating frequency : 20 MHz (Max)
- High endurance : 10^{12} times / byte
- Data retention : 10 years (+ 85 °C), 95 years (+ 55 °C), over 200 years (+ 35 °C)
- Operating power supply voltage : 3.0 V to 5.5 V
- Low power consumption : Operating power supply current 1.5 mA (Typ@20 MHz)
  Standby current 10 μA (Typ)
- Operation ambient temperature range : − 40 °C to + 85 °C
- Package : 8-pin plastic SOP (FPT-8P-M02) RoHS compliant

FUJITSU

■ PIN ASSIGNMENT

(TOP VIEW)

```
         ┌─────────────────┐
CS  ─┤   │ 1 ●          8 │  ├─ VDD
         │                 │
SO  ─┤   │ 2            7 │  ├─ HOLD
         │                 │
WP  ─┤   │ 3            6 │  ├─ SCK
         │                 │
GND ─┤   │ 4            5 │  ├─ SI
         └─────────────────┘
```

(FPT-8P-M02)

■ PIN FUNCTIONAL DESCRIPTIONS

| Pin No.	Pin Name	Functional description
1	$\overline{CS}$	Chip Select pin This is an input pin to make chip select. When $\overline{CS}$ is the "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored at this time. When $\overline{CS}$ is the "L" level, device is in select (active) status. $\overline{CS}$ has to be the "L" level before inputting op-code. The Chip Select pin is pulled up internally to the VDD pin.
3	$\overline{WP}$	Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with $\overline{WP}$ and WPEN. See "■WRITING PROTECT" for detail.
7	$\overline{HOLD}$	Hold pin This pin is used to interrupt serial input/output without making chip deselect. When $\overline{HOLD}$ is the "L" level, hold operation is activated, SO becomes High-Z, and SCK and SI become don't care. While the hold operation, $\overline{CS}$ shall be retained the "L" level.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FRAM memory cell array and status register are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	GND	Ground pin

FUJITSU

■ BLOCK DIAGRAM

■ SPI MODE

MB85RS64V corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0) , and SPI mode 3 (CPOL = 1, CPHA = 1) .

FUJITSU

■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS64V works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.

SCK

MOSI

MISO

SPI
Microcontroller

SO	SI	SCK
	MB85RS64V	
CS		HOLD

SO	SI	SCK
	MB85RS64V	
CS		HOLD

SS1

SS2

HOLD1

HOLD2

MOSI : Master Out Slave In
MISO : Master In Slave Out
SS   : Slave Select

System Configuration with SPI Port

Microcontroller

SO	SI	SCK
	MB85RS64V	
CS		HOLD

System Configuration without SPI Port

■ STATUS REGISTER

| Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FRAM). WPEN protects writing to a status register (see "■ WRITING PROTECT") relating with $\overline{WP}$ input. Writing with the WRSR command and reading with the RDSR command are possible.
6 to 4	—	Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines size of write protect block for the WRITE command (see "■ BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.
2	BP0	

1	WEL	Write Enable Latch
		This indicates FRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations.
		    After power ON.
		    After WRDI command recognition.
		    At the rising edge of $\overline{CS}$ after WRSR command recognition.
		    At the rising edge of $\overline{CS}$ after WRITE command recognition.

0	0	This is a bit fixed to "0".

■ OP-CODE

MB85RS64V accepts 7 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If $\overline{CS}$ is risen while inputting op-code, the command are not performed.

| Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110$_B$
WRDI	Reset Write Enable Latch	0000 0100$_B$
RDSR	Read Status Register	0000 0101$_B$
WRSR	Write Status Register	0000 0001$_B$
READ	Read Memory Code	0000 0011$_B$
WRITE	Write Memory Code	0000 0010$_B$
RDID	Read Device ID	1001 1111$_B$

FUJITSU

■ COMMAND

• WREN

The WREN command sets WEL (Write Enable Latch) . WEL shall be set with the WREN command before writing operation (WRSR command and WRITE command) .


• WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRITE command and WRSR command) are not performed when WEL is reset.

MB85RS64V

- **RDSR**

    The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid during this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of $\overline{CS}$.

- **WRSR**

    The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to "0" and cannot be written. The SI value corresponding to bit 0 is ignored. The $\overline{WP}$ signal level shall be fixed before performing the WRSR command, and do not change the $\overline{WP}$ signal level until the end of command sequence.

FUJITSU

- **READ**

   The READ command reads FRAM memory cell array data. Arbitrary 16 bits address and op-code of READ are input to SI. The 3-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When $\overline{CS}$ is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before $\overline{CS}$ rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.

- **WRITE**

    The WRITE command writes data to FRAM memory cell array. WRITE op-code, arbitrary 16 bits of address and 8 bits of writing data are input to SI. The 3-bit upper address bit is invalid. When 8 bits of writing data is input, data is written to FRAM memory cell array. Risen $\overline{CS}$ will terminate the WRITE command. However, if you continue sending the writing data for 8 bits each before $\overline{CS}$ rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle keeps on infinitely.

- **RDID**

    The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid during this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/ Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until $\overline{CS}$ is risen.

	bit								Hex	
	7	**6**	**5**	**4**	**3**	**2**	**1**	**0**	**Hex**	
Manufacturer ID	0	0	0	0	0	1	0	0	04H	Fujitsu
Continuation code	0	1	1	1	1	1	1	1	7FH	

	Proprietary use			Density					Hex	
Product ID (1st Byte)	0	0	0	0	0	0	1	1	03H	Density: 00011B = 64kbit

	Proprietary use								Hex	
Product ID (2nd Byte)	0	0	0	0	0	0	1	0	02H	

■ BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

| BP1	BP0	Protected Block
0	0	None
0	1	1800_H to $1FFF_H$ (upper 1/4)
1	0	1000_H to $1FFF_H$ (upper 1/2)
1	1	0000_H to $1FFF_H$ (all)

■ WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, $\overline{WP}$ as shown in the table.

WEL	WPEN	$\overline{WP}$	Protected Blocks	Unprotected Blocks	Status Register
0	X	X	Protected	Protected	Protected
1	0	X	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

■ HOLD OPERATION

Hold status is retained without aborting a command if $\overline{HOLD}$ is the "L" level while $\overline{CS}$ is the "L" level. The timing for starting and ending hold status depends on the SCK to be the "H" level or the "L" level when a $\overline{HOLD}$ pin input is transited to the hold condition as shown in the diagram below. In case the $\overline{HOLD}$ pin transited to "L" level when SCK is "L" level, return the $\overline{HOLD}$ pin to "H" level at SCK being "L" level. In the same manner, in case the $\overline{HOLD}$ pin transited to "L" level when SCK is "H" level, return the $\overline{HOLD}$ pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become don't care. And, SO becomes High-Z while reading command (RDSR, READ). If $\overline{CS}$ is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to HOLD status.

Hold Condition   Hold Condition

MB85RS64V

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Power supply voltage*	V_{DD}	− 0.5	+ 6.0	V
Input voltage*	V_{IN}	− 0.5	V_{DD} + 0.5 (≤ 6.0)	V
Output voltage*	V_{OUT}	− 0.5	V_{DD} + 0.5 (≤ 6.0)	V
Operation ambient temperature	T_A	− 40	+ 85	°C
Storage temperature	Tstg	− 55	+ 125	°C

*:These parameters are based on the condition that V_{SS} is 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage*	V_{DD}	3.0	—	5.5	V
Input high voltage*	V_{IH}	$V_{DD} \times 0.8$	—	V_{DD} + 0.3	V
Input low voltage*	V_{IL}	− 0.3	—	$V_{DD} \times 0.2$	V
Operation ambient temperature	T_A	− 40	—	+ 85	°C

*:These parameters are based on the condition that V_{SS} is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

FUJITSU

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Input leakage current	$\|I_{LI}\|$	$0 \leq \overline{CS} < V_{DD}$	—	—	200	μA
		$\overline{CS} = V_{DD}$	—	—	10	
		$\overline{WP}, \overline{HOLD}$, SCK, SI = 0 V to V_{DD}	—	—	10	
Output leakage current	$\|I_{LO}\|$	SO = 0 V to V_{DD}	—	—	10	μA
Operating power supply current	I_{DD}	SCK = 20 MHz	—	1.5	2.5	mA
Standby current	I_{SB}	SCK = SI = $\overline{CS}$ = V_{DD}	—	10	20	μA
Output high voltage	V_{OH}	I_{OH} = –2 mA	V_{DD} – 0.5	—	V_{DD}	V
Output low voltage	V_{OL}	I_{OL} = 2 mA	V_{SS}	—	0.4	V
Pull up resistance for $\overline{CS}$	R_P	—	28	50	180	kΩ

FUJITSU

2. AC Characteristics

Parameter	Symbol	Value		Unit
		Min	**Max**	
SCK clock frequency	f_{CK}	0	20	MHz
Clock high time	t_{CH}	25	—	ns
Clock low time	t_{CL}	25	—	ns
Chip select set up time	t_{CSU}	10	—	ns
Chip select hold time	t_{CSH}	10	—	ns
Output disable time	t_{OD}	—	20	ns
Output data valid time	t_{ODV}	—	20	ns
Output hold time	t_{OH}	0	—	ns
Deselect time	t_D	60	—	ns
Data rising time	t_R	—	50	ns
Data falling time	t_F	—	50	ns
Data set up time	t_{SU}	5	—	ns
Data hold time	t_H	5	—	ns
$\overline{HOLD}$ set up time	t_{HS}	10	—	ns
$\overline{HOLD}$ hold time	t_{HH}	10	—	ns
$\overline{HOLD}$ output floating time	t_{HZ}	—	20	ns
$\overline{HOLD}$ output active time	t_{LZ}	—	20	ns

AC Test Condition

Power supply voltage : 3.0 V to 5.5 V
Operation ambient temperature : $-40\ °C$ to $+85\ °C$
Input voltage magnitude : $V_{DD} \times 0.1$ to $V_{DD} \times 0.9$
Input rising time : 5 ns
Input falling time : 5 ns
Input judge level : $V_{DD}/2$
Output judge level : $V_{DD}/2$

FUJITSU

AC Load Equivalent Circuit

3. Pin Capacitance

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
Output capacitance	C_O	$V_{DD} = V_{IN} = V_{OUT} = 0$ V, $f = 1$ MHz, $T_A = +25\,°C$	—	10	pF
Input capacitance	C_I		—	10	pF

■ TIMING DIAGRAM

• Serial Data Timing

• Hold Timing

■ POWER ON/OFF SEQUENCE

* : $\overline{CS}$ (Max) < V_{DD} + 0.3 V

Parameter	Symbol	Value		Unit	Condition
		Min	Max		
$\overline{CS}$ level hold time at power OFF	tpd	400	—	ns	—
$\overline{CS}$ level hold time at power ON	tpu	0.1	—	ms	V_{DD} = 5.0V ± 0.5V Operation
		0.6	—		V_{DD} = 3.3V ± 0.3V Operation
Power supply falling time	tf	200	—	μs/V	—
Power supply rising time	tr	100	—	μs/V	V_{DD} = 5.0V ± 0.5V Operation
		1	—		V_{DD} = 3.3V ± 0.3V Operation

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

■ FRAM CHARACTERISTICS

Item	Min	Max	Unit	Parameter
Read/Write Endurance*1	10^{12}	—	Times/byte	Operation Ambient Temperature T_A = + 85 °C
Data Retention*2	10	—	Years	Operation Ambient Temperature T_A = + 85 °C
	95	—		Operation Ambient Temperature T_A = + 55 °C
	≥ 200	—		Operation Ambient Temperature T_A = + 35 °C

*1 : Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

*2 : Minimun values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

■ NOTE ON USE

We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		$\geq$ |2000 V|
ESD MM (Machine Model) JESD22-A115 compliant		$\geq$ |200 V|
ESD CDM (Charged Device Model) JESD22-C101 compliant		$\geq$ |1000 V|
Latch-Up (I-test) JESD78 compliant	MB85RS64VPNF-G-JNE1	—
Latch-Up (V_{supply} overvoltage test) JESD78 compliant		—
Latch-Up (Current Method) Proprietary method		—
Latch-Up (C-V Method) Proprietary method		$\geq$ |200 V|

• Current method of Latch-Up Resistance Test

Note : The voltage V_{IN} is increased gradually and the current I_{IN} of 300 mA at maximum shall flow.
Confirm the latch up does not occur under $I_{IN} = \pm 300$ mA.
In case the specific requirement is specified for I/O and I_{IN} cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

• C-V method of Latch-Up Resistance Test

Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.
Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

■ REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)

■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS. Please refer to the following web site for more details of current status on contained restricted substances in our products.

http://www.fujitsu.com/global/services/microelectronics/environment/products/

■ ORDERING INFORMATION

Part number	Package	Shipping form	Minimum shipping quantity
MB85RS64VPNF-G-JNE1	8-pin plastic SOP (FPT-8P-M02)	Tube	—*
MB85RS64VPNF-G-JNERE1	8-pin plastic SOP (FPT-8P-M02)	Embossed Carrier tape	1500

*: Please contact our sales office about minimum shipping quantity.

■ PACKAGE DIMENSION

8-pin plastic SOP		
Lead pitch	1.27 mm	
Package width × package length	3.9 mm × 5.05 mm	
Lead shape	Gullwing	
Sealing method	Plastic mold	
Mounting height	1.75 mm MAX	
Weight	0.06 g	

(FPT-8P-M02)

8-pin plastic SOP
(FPT-8P-M02)

Note 1) *1 : These dimensions include resin protrusion.
Note 2) *2 : These dimensions do not include resin protrusion.
Note 3) Pins width and pins thickness include plating thickness.
Note 4) Pins width do not include tie bar cutting remainder.

$*1\ 5.05\ ^{+0.25}_{-0.20}\ (.199\ ^{+.010}_{-.008})$

$0.22\ ^{+0.03}_{-0.07}$
$(.009\ ^{+.001}_{-.003})$

$*2\ 3.90\pm0.30$
$(.154\pm.012)$

6.00 ± 0.20
$(.236\pm.008)$

45°

0.40(.016)

"A"

Details of "A" part

1.55 ± 0.20
$(.061\pm.008)$ (Mounting height)

0.25(.010)

0~8°

0.50 ± 0.20
$(.020\pm.008)$

0.15 ± 0.10
$(.006\pm.004)$
(Stand off)

0.60 ± 0.15
$(.024\pm.006)$

1.27(.050)

0.44 ± 0.08
$(.017\pm.003)$

⊕ 0.13(.005) Ⓜ

0.10(.004)

© 2002-2012 FUJITSU SEMICONDUCTOR LIMITED F08004S-c-5-10

Dimensions in mm (inches).
Note: The values in parentheses are reference values.

Please check the latest package dimension at the following URL.
http://edevice.fujitsu.com/package/en-search/

■ **MARKING**

[MB85RS64VPNF-G-JNE1]
[MB85RS64VPNF-G-JNERE1]

RS64V
E11200
● 300

[FPT-8P-M02]

FUJITSU

■ PACKING INFORMATION

1. Tube

1.1 Tube Dimensions
• Tube/stopper shape

Tube

Transparent polyethylene terephthalate
(treated to antistatic)

Stopper
(treated to antistatic)

Tube length: 520 mm

Tube cross-sections and Maximum quantity

Package form	Package code	Maximum quantity		
		pcs/ tube	pcs/inner box	pcs/outer box
SOP, 8, plastic (2)	FPT-8P-M02	95	7600	30400

7.4
6.4
1.8
2.6
4.4

©2006-2010 FUJITSU SEMICONDUCTOR LIMITED
F08008-SET1-PET:FJ99L-0022-E0008-1-K-3

t = 0.5
Transparent polyethylene terephthalate

(Dimensions in mm)

1.2 Tube Dry pack packing specifications

Tube	Stopper For SOP IC Index mark
Dry pack	Aluminum laminated bag Label I *1*3 Heat seal Desiccant Humidity indicator
Inner box	Aluminum laminated bag (tubes inside) Cushioning material Inner box Label I *1*3
Outer box	Cushioning material Outer box *2 Use adhesive tapes. Label II-A *3 Label II-B *3

*1: For a product of witch part number is suffixed with "E1", a " [G] (Pb) " marks is display to the moisture barrier bag and the inner boxes.

*2: The space in the outer box will be filled with empty inner boxes, or cushions, etc.

*3: Please refer to an attached sheet about the indication label.

Note: The packing specifications may not be applied when the product is delivered via a distributor.

1.3 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping)

[C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]

```
XXXXXXXXXXXXXXX      (Customer part number or FJ part number)
                                          G    Pb      ◄── C-3 Label
(3N)1 XXXXXXXXXXXXXX XXX            (LEAD FREE mark)
||||||||||||||||||||||        (Part number and quantity)
                                          QC  PASS
(3N)2 XXXXXXXXXXX XXXXXX
||||||||||||||||||||||        (FJ control number)
          XXX  pcs          (Quantity)
XXXXXXXXXXXXXXX        (Customer part number or FJ part number)
||||||||||||||||||||||  (Customer part number or FJ part number
                                                     bar code)
XXXX/XX/XX (Packed years/month/day)      ASSEMBLED IN xxxx   ◄── Perforated line
XXXXXXXXXXXXXXX  (Customer part number or FJ part number)   ◄── Supplemental Label
(FJ control number bar code)
||||||||||||||  XX/XX                XXXX-XXX  XXX
                  (Package count)          XXXX-XXX  XXX
   XXXXXXXXXX  (FJ control number )   (Lot Number and quantity)
XXXXXXXXXXXXXXX  (Comment)
```

Label II-A: Label on Outer box [D Label] (100mm × 100mm)

```
                                                         ◄── D Label
発注者   XXXXXXXXXXXXXX (Customer Name)   受注者 (VENDOR)
(CUST.)                                                 富士通
受渡場所名   XXXXXXXXX (Delivery Address)   セミコンダクター株式会社
(DELIVERY POINT)                            XXX (FJ control number)
納品キー番号  XXXXXXXXXXXXXXX              XXX (FJ control number)
(TRANS.NO.)  (FJ control number)          XXX (FJ control number)
品名コード        XXXXXXXXXXXXXX          XXXXXXXXXXXXXX
(PART NO.)        (Customer part number or  (Part number)
                       FJ part number)
品名  (PART NAME)  XXXXXXXXXXXXXX (Part number)
入数／納入数量        XXX/XXX            単位      XX
(Q'TY/TOTAL Q'TY)                        (UNIT)
発注者用備考  (CUSTOMER'S           梱包個数  (PACKAGE COUNT)
REMARKS)                                  XXX/XXX
XXXXXXXXXXXXXXXXXXXXXX
(3N)3 XXXXXXXXXXXXXX  XXX      (FJ control number + Product quantity)
                                (FJ control number + Product quantity
||||||||||||||||||||||||            bar code)
(3N)4 XXXXXXXXXXXXXX  XXX      (Part number + Product quantity)
||||||||||||||||            (Part number + Product quantity bar code)
(3N)5 XXXXXXXXXX              (FJ control number)
||||||||||||||||||||          (FJ control number bar code)
```

Label II-B: Outer boxes product indicate

```
XXXXXXXXXXXXXX   (Part number)

   (Lot Number)          (Count)          (Quantity)
   XXXX-XXX              X 箱              XXX 個
   XXXX-XXX              X 箱              XXX 個
                           計               XXX 個
```

Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.